CY7C64713 EZ-USB FX1™ USB Microcontroller Full Speed USB Peripheral Controller

## Features

■ Single chip integrated USB transceiver, SIE, and enhanced 8051 microprocessor
■ Fit, form, and function upgradable to the FX2LP (CY7C68013A)
$\square$ Pin compatible
a Object code compatible

- Functionally compatible (FX1 functionality is a subset of the FX2LP)
■ Draws no more than 65 mA in any mode, making the FX1 suitable for bus powered applications

■ Software: 8051 runs from internal RAM, which is:
a Downloaded using USB
a Loaded from EEPROM
$\square$ External memory device (128 pin configuration only)
■ 16 KB of on-chip code/data RAM
■ Four programmable BULK/INTERRUPT/ISOCHRONOUS endpoints
a Buffering options: double, triple, and quad
■ Additional programmable (BULK/INTERRUPT) 64-byte endpoint

■ 8- or 16-bit external data interface
■ Smart media standard ECC generation
■ GPIF
$\square$ Allows direct connection to most parallel interfaces; 8- and 16-bit
$\square$ Programmable waveform descriptors and configuration registers to define waveforms
$\square$ Supports multiple ready (RDY) inputs and Control (CTL) outputs

■ Integrated, industry standard 8051 with enhanced features:
口 Up to 48 MHz clock rate
a Four clocks for each instruction cycle
口 Two USARTS

- Three counters or timers
a Expanded interrupt system
a Two data pointers
■ 3.3 V operation with 5 V tolerant inputs
- Smart SIE

■ Vectored USB interrupts

- Separate data buffers for the setup and DATA portions of a CONTROL transfer
■ Integrated $\mathrm{I}^{2} \mathrm{C}$ controller, running at 100 or 400 KHz
■ $48 \mathrm{MHz}, 24 \mathrm{MHz}$, or 12 MHz 8051 operation
- Four integrated FIFOs
$\square$ Brings glue and FIFOs inside for lower system cost
$\square$ Automatic conversion to and from 16-bit buses
- Master or slave operation
a FIFOs can use externally supplied clock or asynchronous strobes
a Easy interface to ASIC and DSP ICs
■ Vectored for FIFO and GPIF Interrupts
■ Up to 40 general purpose IOs (GPIO)
- Four package options:
a 128-pin TQFP
a 100-pin TQFP
a 56-pin SSOP
- 56-pin QFN Pb-free


## Logic Block Diagram



CY7C64713

## Contents

Functional Description ..... 4
Applications ..... 4
Functional Overview ..... 4
USB Signaling Speed ..... 4
8051 Microprocessor ..... 4
$\mathrm{I}^{2} \mathrm{C}$ Bus ..... 5
Buses ..... 5
USB Boot Methods ..... 5
ReNumeration ${ }^{\text {TM }}$ ..... 5
Bus-powered Applications ..... 6
Interrupt System ..... 6
Reset and Wakeup ..... 7
Program/Data RAM ..... 8
Endpoint RAM ..... 11
External FIFO Interface ..... 11
GPIF ..... 12
ECC Generation ..... 12
0.0.0.2 USB Uploads and Downloads ..... 13
0.0.0.2 Autopointer Access ..... 13
0.0.0.2 $\mathrm{I}^{2} \mathrm{C}$ Controller ..... 13
Compatible with Previous Generation EZ-USB FX2 . 13 ..... 13
Pin Assignments ..... 13
CY7C64713 Pin Definitions ..... 19
Register Summary ..... 26
Absolute Maximum Ratings ..... 33
Operating Conditions ..... 33
DC Characteristics ..... 33
USB Transceiver ..... 33
AC Electrical Characteristics ..... 34
USB Transceiver ..... 34
PORTC Strobe Feature Timings ..... 37
GPIF Synchronous Signals ..... 38
Slave FIFO Synchronous Read ..... 39
Slave FIFO Asynchronous Read ..... 40
Slave FIFO Synchronous Write ..... 41
Slave FIFO Asynchronous Write ..... 42
Slave FIFO Synchronous Packet End Strobe ..... 42
Slave FIFO Asynchronous Packet End Strobe ..... 44
Slave FIFO Output Enable ..... 44
Slave FIFO Address to Flags/Data ..... 44
Slave FIFO Synchronous Address ..... 45
Slave FIFO Asynchronous Address ..... 45
Sequence Diagram ..... 46
Ordering Information ..... 50
Ordering Code Definitions ..... 50
Package Diagrams ..... 51
Quad Flat Package No Leads (QFN)
Package Design Notes ..... 54
Acronyms ..... 56
Document Conventions ..... 56
Units of Measure ..... 56
Document History Page ..... 57
Sales, Solutions, and Legal Information ..... 58
Worldwide Sales and Design Support ..... 58
Products ..... 58
PSoC Solutions ..... 58

CY7C64713

## Functional Description

EZ-USB FX1 ${ }^{\text {TM }}$ (CY7C64713) is a full speed, highly integrated, USB microcontroller. By integrating the USB transceiver, Serial Interface Engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, Cypress has created a very cost effective solution that provides superior time-to-market advantages.
The EZ-USB FX1 is more economical, because it incorporates the USB transceiver and provides a smaller footprint solution than the USB SIE or external transceiver implementations. With EZ-USB FX1, the Cypress Smart SIE handles most of the USB protocol in hardware, freeing the embedded microcontroller for application specific functions and decreasing the development time to ensure USB compatibility.
The General Programmable Interface (GPIF) and Master/Slave Endpoint FIFO (8 or 16-bit data bus) provide an easy and glueless interface to popular interfaces such as ATA, UTOPIA, EPP, PCMCIA, and most DSP/processors.
Four Pb-free packages are defined for the family: 56 SSOP, 56 QFN, 100 TQFP, and 128 TQFP.

## Applications

■ DSL modems

- ATA interface

■ Memory card readers

- Legacy conversion devices
- Home PNA
- Wireless LAN

■ MP3 players

- Networking

The Reference Designs section of the cypress website provides additional tools for typical USB applications. Each reference design comes complete with firmware source and object code, schematics, and documentation. Please visit http://www.cypress.com for more information.

## Functional Overview

## USB Signaling Speed

FX1 operates at one of the three rates defined in the USB Specification Revision 2.0, dated April 27, 2000:

Full speed, with a signaling bit rate of 12 Mbps .
FX1 does not support the low speed signaling mode of 1.5 Mbps or the high speed mode of 480 Mbps .

## 8051 Microprocessor

The 8051 microprocessor embedded in the FX1 family has 256 bytes of register RAM, an expanded interrupt system, three timer/counters, and two USARTs.

## 8051 Clock Frequency

FX1 has an on-chip oscillator circuit that uses an external 24 $\mathrm{MHz}( \pm 100 \mathrm{ppm})$ crystal with the following characteristics:

■ Parallel resonant

- Fundamental mode

■ $500 \mu \mathrm{~W}$ drive level
■ 12 pF (5\% tolerance) load capacitors.
An on-chip PLL multiplies the 24 MHz oscillator up to 480 MHz , as required by the transceiver/PHY, and the internal counters divide it down for use as the 8051 clock. The default 8051 clock frequency is 12 MHz . The clock frequency of the 8051 is dynamically changed by the 8051 through the CPUCS register.
The CLKOUT pin, which is three-stated and inverted using the internal control bits, outputs the $50 \%$ duty cycle 8051 clock at the selected 8051 clock frequency which is 48,24 , or 12 MHz .

## USARTS

FX1 contains two standard 8051 USARTs, addressed by Special Function Register (SFR) bits. The USART interface pins are available on separate I/O pins, and are not multiplexed with port pins.
UART0 and UART1 can operate using an internal clock at 230 KBaud with no more than $1 \%$ baud rate error. 230 KBaud operation is achieved by an internally derived clock source that generates overflow pulses at the appropriate time. The internal clock adjusts for the 8051 clock rate $(48,24,12 \mathrm{MHz})$ such that it always presents the correct frequency for 230-KBaud operation. ${ }^{[1]}$

## Special Function Registers

Certain 8051 SFR addresses are populated to provide fast access to critical FX1 functions. These SFR additions are shown in Table 1 on page 5 . Bold type indicates non-standard, enhanced 8051 registers. The two SFR rows that end with ' 0 ' and ' 8 ' contain bit addressable registers. The four I/O ports A-D use the SFR addresses used in the standard 8051 for ports $0-3$, which are not implemented in the FX1. Because of the faster and more efficient SFR addressing, the FX1 I/O ports are not addressable in the external RAM space (using the MOVX instruction).

[^0]Figure 1. Crystal Configuration


Table 1. Special Function Registers

| $\mathbf{x}$ | $\mathbf{8 x}$ | $\mathbf{9 x}$ | $\mathbf{A x}$ | $\mathbf{B x}$ | $\mathbf{C x}$ | Dx | Ex | Fx |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | IOA | IOB | IOC | IOD | SCON1 | PSW | ACC | B |
| 1 | SP | EXIF | INT2CLR | IOE | SBUF1 |  |  |  |
| 2 | DPL0 | MPAGE | INT4CLR | OEA |  |  |  |  |
| 3 | DPH0 |  |  | OEB |  |  |  |  |
| 4 | DPL1 |  |  | OEC |  |  |  |  |
| 5 | DPH1 |  |  | OED |  |  |  |  |
| 6 | DPS |  |  | OEE |  |  |  |  |
| 7 | PCON |  |  |  |  |  |  |  |
| 8 | TCON | SCON0 | IE | IP |  |  |  |  |
| 9 | TMOD | SBUF0 |  |  | EICON | EICON | EIE | EIP |
| A | TLO | AUTOPTRH1 | EP2468STAT | EP01STAT | RCAP2L |  |  |  |
| B | TL1 | AUTOPTRL1 | EP24FIFOFLGS | GPIFTRIG | RCAP2H |  |  |  |
| C | TH0 | reserved | EP68FIFOFLGS |  | TL2 |  |  |  |
| D | TH1 | AUTOPTRH2 |  | GPIFSGLDATH | TH2 |  |  |  |
| E | CKCON | AUTOPTRL2 |  | GPIFSGLDATLX |  |  |  |  |
| F |  | reserved | AUTOPTRSETUP | GPIFSGLDATLNOX |  |  |  |  |

## $I^{2} C$ Bus

FX1 supports the $I^{2} \mathrm{C}$ bus as a master only at $100 / 400 \mathrm{KHz}$. SCL and SDA pins have open drain outputs and hysteresis inputs. These signals must be pulled up to 3.3 V , even if no $\mathrm{I}^{2} \mathrm{C}$ device is connected.

## Buses

All packages: 8 or 16 -bit 'FIFO' bidirectional data bus, multiplexed on I/O ports B and D. 128 pin package: adds 16-bit output only 8051 address bus, 8-bit bidirectional data bus.

## USB Boot Methods

During the power up sequence, internal logic checks the $I^{2} \mathrm{C}$ port for the connection of an EEPROM whose first byte is either $0 \times 0$ or $0 x C 2$. If found, it uses the VID/PID/DID values in the EEPROM in place of the internally stored values ( $0 \times C 0$ ). Alternatively, it boot-loads the EEPROM contents into an internal RAM ( $0 \times C 2$ ). If no EEPROM is detected, FX1 enumerates using internally stored descriptors. The default ID values for FX1 are

VID/PID/DID (0x04B4, 0x6473, 0xAxxx where xxx=Chip revision). ${ }^{[2]}$

Table 2. Default ID Values for FX1

| Default VID/PIDIDID |  |  |
| :--- | :--- | :--- |
| Vendor ID | 0x04B4 | Cypress Semiconductor |
| Product ID | 0x6473 | EZ-USB FX1 |
| Device <br> release | 0xAnnn | Depends on chip revision (nnn = chip <br> revision where first silicon = 001) |

## ReNumeration ${ }^{\text {TM }}$

Because the FX1's configuration is soft, one chip can take on the identities of multiple distinct USB devices.
When first plugged into the USB, the FX1 enumerates automatically and downloads firmware and the USB descriptor tables over the USB cable. Next, the FX1 enumerates again, this time as a device defined by the downloaded information. This patented two step process, called ReNumeration, happens instantly when the device is plugged in, with no indication that the initial download step has occurred.

Two control bits in the USBCS (USB Control and Status) register control the ReNumeration process: DISCON and RENUM. To simulate a USB disconnect, the firmware sets DISCON to 1. To reconnect, the firmware clears DISCON to 0.

Before reconnecting, the firmware sets or clears the RENUM bit to indicate if the firmware or the Default USB Device handles device requests over endpoint zero:
$■$ RENUM $=0$, the Default USB Device handles device requests

- RENUM = 1, the firmware handles device requests


## USB-Interrupt Autovectors

The main USB interrupt is shared by 27 interrupt sources. The FX1 provides a second level of interrupt vectoring, called Autovectoring, to save code and processing time that is normally required to identify the individual USB interrupt source. When a USB interrupt is asserted, the FX1 pushes the program counter on to its stack and then jumps to address $0 \times 0043$, where it expects to find a "jump" instruction to the USB Interrupt service routine.
The FX1 jump instruction is encoded as shown in Table 3.
If Autovectoring is enabled (AV2EN = 1 in the INTSETUP register), the FX1 substitutes its INT2VEC byte. Therefore, if the

## Bus-powered Applications

The FX1 fully supports bus powered designs by enumerating with less than 100 mA as required by the USB specification.

## Interrupt System

## INT2 Interrupt Request and Enable Registers

FX1 implements an autovector feature for INT2 and INT4. There are 27 INT2 (USB) vectors, and 14 INT4 (FIFO/GPIF) vectors. See EZ-USB Technical Reference Manual (TRM) for more details.
high byte ("page") of a jump table address is preloaded at location 0x0044, the automatically inserted INT2VEC byte at $0 x 0045$ directs the jump to the correct address out of the 27 addresses within the page.

## FIFO/GPIF Interrupt (INT4)

Just as the USB Interrupt is shared among 27 individual USB-interrupt sources, the FIFO/GPIF interrupt is shared among 14 individual FIFO/GPIF sources. The FIFO/GPIF Interrupt, such as the USB Interrupt, can employ autovectoring. Table 4 on page 7 shows the priority and INT4VEC values for the 14 FIFO/GPIF interrupt sources.

Table 3. INT2 USB Interrupts

| USB INTERRUPT TABLE FOR INT2 |  |  |  |
| :---: | :---: | :--- | :--- |
| Priority | INT2VEC Value | Source |  |
| 1 | 00 | SUDAV | Setup Data Available |
| 2 | 04 | SOF | Start of Frame |
| 3 | 08 | SUTOK | Setup Token Received |
| 4 | $0 C$ | SUSPEND | USB Suspend request |
| 5 | 10 | USB RESET | Bus reset |
| 6 | 14 |  | Reserved |
| 7 | 18 | EP0ACK | FX1 ACK'd the CONTROL Handshake |
| 8 | $1 C$ |  | Reserved |
| 9 | 20 | EP0-IN | EP0-IN ready to be loaded with data |
| 10 | 24 | EP0-OUT | EP0-OUT has USB data |
| 11 | 28 | EP1-IN | EP1-IN ready to be loaded with data |
| 12 | $2 C$ | EP1-OUT | EP1-OUT has USB data |
| 13 | 30 | EP2 | IN: buffer available. OUT: buffer has data |
| 14 | 34 | EP4 | IN: buffer available. OUT: buffer has data |
| 15 | 38 | EP6 | IN: buffer available. OUT: buffer has data |
| 16 | $3 C$ | EP8 | IN: buffer available. OUT: buffer has data |
| 17 | 40 | IBN | IN-Bulk-NAK (any IN endpoint) |
| 18 | 44 |  | Reserved |
| 19 | 48 | EP0PING | EP0 OUT was Pinged and it NAK'd |
| 20 | $4 C$ | EP1PING | EP1 OUT was Pinged and it NAK'd |
| 21 | 50 | EP2PING | EP2 OUT was Pinged and it NAK'd |
| 22 | 54 | EP4PING | EP4 OUT was Pinged and it NAK'd |
| 23 | 58 | EP6PING | EP6 OUT was Pinged and it NAK'd |
|  |  |  |  |

Table 3. INT2 USB Interrupts (continued)

| USB INTERRUPT TABLE FOR INT2 |  |  |  |
| :---: | :---: | :--- | :--- |
| Priority | INT2VEC Value | Source | Notes |
| 24 | $5 C$ | EP8PING | EP8 OUT was Pinged and it NAK'd |
| 25 | 60 | ERRLIMIT | Bus errors exceeded the programmed limit |
| 26 | 64 |  |  |
| 27 | 68 |  | Reserved |
| 28 | $6 C$ |  | Reserved |
| 29 | 70 | EP2ISOERR | ISO EP2 OUT PID sequence error |
| 30 | 74 | EP4ISOERR | ISO EP4 OUT PID sequence error |
| 31 | 78 | EP6ISOERR | ISO EP6 OUT PID sequence error |
| 32 | $7 C$ | EP8ISOERR | ISO EP8 OUT PID sequence error |

Table 4. Individual FIFO/GPIF Interrupt Sources

| Priority | INT4VEC Value | Source | Notes |
| :---: | :---: | :--- | :--- |
| 1 | 80 | EP2PF | Endpoint 2 Programmable Flag |
| 2 | 84 | EP4PF | Endpoint 4 Programmable Flag |
| 3 | 88 | EP6PF | Endpoint 6 Programmable Flag |
| 4 | 8 C | EP8PF | Endpoint 8 Programmable Flag |
| 5 | 90 | EP2EF | Endpoint 2 Empty Flag |
| 6 | 94 | EP4EF | Endpoint 4 Empty Flag |
| 7 | 98 | EP6EF | Endpoint 6 Empty Flag |
| 8 | 9 C | EP8EF | Endpoint 8 Empty Flag |
| 9 | A0 | EP2FF | Endpoint 2 Full Flag |
| 10 | A4 | EP4FF | Endpoint 4 Full Flag |
| 11 | A8 | EP6FF | Endpoint 6 Full Flag |
| 12 | AC | EP8FF | Endpoint 8 Full Flag |
| 13 | B0 | GPIFDONE | GPIF Operation Complete |
| 14 | B4 | GPIFWF | GPIF Waveform |

If Autovectoring is enabled (AV4EN $=1$ in the INTSETUP register), the FX1 substitutes its INT4VEC byte. Therefore, if the high byte ("page") of a jump-table address is preloaded at location 0x0054, the automatically inserted INT4VEC byte at $0 \times 0055$ directs the jump to the correct address out of the 14 addresses within the page. When the ISR occurs, the FX1 pushes the program counter onto its stack and then jumps to address 0x0053, where it expects to find a "jump" instruction to the ISR Interrupt service routine.

## Reset and Wakeup

## Reset Pin

The input pin, RESET\#, resets the FX1 when asserted. This pin has hysteresis and is active LOW. When a crystal is used with the CY7C64713, the reset period must allow for the stabilization
of the crystal and the PLL. This reset period must be approximately 5 ms after VCC has reached 3.0 Volts. If the crystal input pin is driven by a clock signal the internal PLL stabilizes in 200 $\mu \mathrm{s}$ after VCC has reached $3.0 \mathrm{~V}^{[3]}$. Figure 2 shows a power on reset condition and a reset applied during operation. A power on reset is defined as the time a reset is asserted when power is being applied to the circuit. A powered reset is defined to be when the FX1 has been previously powered on and operating and the RESET\# pin is asserted.
Cypress provides an application note which describes and recommends power on reset implementation and is found on the Cypress web site. While the application note discusses the FX2, the information provided applies also to the FX1. For more information on reset implementation for the FX2 family of products visit http://www.cypress.com.

Note
3. If the external clock is powered at the same time as the CY7C64713 and has a stabilization wait period. It must be added to the $200 \mu \mathrm{~s}$.

Figure 2. Reset Timing Plots


Power on Reset
Table 5. Reset Timing Values

| Condition | TRESET |
| :--- | :--- |
| Power On Reset with crystal | 5 ms |
| Power On Reset with external <br> clock | $200 \mu \mathrm{~s}+$ Clock stability time |
| Powered Reset | $200 \mu \mathrm{~s}$ |

## Wakeup Pins

The 8051 puts itself and the rest of the chip into a power down mode by setting PCON. $0=1$. This stops the oscillator and PLL. When WAKEUP is asserted by external logic, the oscillator restarts, after the PLL stabilizes, and then the 8051 receives a wakeup interrupt. This applies irrespective of whether the FX1 is connected to the USB or not.
The FX1 exits the power down (USB suspend) state using one of the following methods:

■ USB bus activity (if D+/D- lines are left floating, noise on these lines may indicate activity to the FX1 and initiate a wakeup).

■ External logic asserts the WAKEUP pin.
■ External logic asserts the PA3/WU2 pin.
The second wakeup pin, WU2, can also be configured as a general purpose I/O pin. This allows a simple external R-C network to be used as a periodic wakeup source. Note that WAKEUP is by default active LOW.


Powered Reset

## Program/Data RAM

## Size

The FX1 has 16 KBytes of internal program/data RAM, where PSEN\#/RD\# signals are internally ORed to allow the 8051 to access it as both program and data memory. No USB control registers appear in this space.
Two memory maps are shown in the following diagrams:
■ Figure 3 Internal Code Memory, EA = 0
Figure 4 External Code Memory, EA = 1.
Internal Code Memory, EA $=0$
This mode implements the internal 16 KByte block of RAM (starting at 0 ) as combined code and data memory. When the external RAM or ROM is added, the external read and write strobes are suppressed for memory spaces that exist inside the chip. This allows the user to connect a 64 KByte memory without requiring the address decodes to keep clear of internal memory spaces.
Only the internal 16 KBytes and scratch pad 0.5 KBytes RAM spaces have the following access:

■ USB download

- USB upload
- Setup data pointer
- $I^{2} \mathrm{C}$ interface boot load

Figure 3. Internal Code Memory, EA = 0 .

*SUDPTR, USB upload/download, $I^{2}$ C interface boot access

## External Code Memory, EA = 1

The bottom 16 KBytes of program memory is external, and therefore the bottom 16 KBytes of internal RAM is accessible only as data memory.

Figure 4. External Code Memory, EA = 1

*SUDPTR, USB upload/download, $I^{2} \mathrm{C}$ interface boot access

Figure 5. Register Addresses

| FFFF | 4 KBytes EP2-EP8 <br> buffers <br> ( $8 \times 512$ ) <br> Not all Space is available for all transfer types |
| :---: | :---: |
| F000 |  |
| EFFF | 2 KBytes RESERVED |
| E800 |  |
| $\begin{aligned} & \text { E7FF } \\ & \text { E7CO } \end{aligned}$ | 64 Bytes EP1IN |
| $\begin{aligned} & \text { E7B } \\ & \text { E780 } \end{aligned}$ | 64 Bytes EP1OUT |
| $\begin{aligned} & \text { E77F } \\ & \text { E740 } \end{aligned}$ | 64 Bytes EPO IN/OUT |
| $\begin{aligned} & \text { E73F } \\ & \text { E700 } \end{aligned}$ | 64 Bytes RESERVED |
| $\begin{aligned} & \text { E6FF } \\ & \text { E500 } \end{aligned}$ | 8051 Addressable Registers (512) |
| $\begin{aligned} & \overline{\text { E4FF }} \\ & \text { E480 } \end{aligned}$ | Reserved (128) |
| $\begin{aligned} & \text { E47F } \\ & \text { E400 } \end{aligned}$ | 128 bytes GPIF Waveforms |
| $\begin{aligned} & \text { E3FF } \\ & \text { E200 } \end{aligned}$ | Reserved (512) |
| E1FF E000 | 512 bytes 8051 xdata RAM |

## Endpoint RAM

Size
$■ 3 \times 64$ bytes (Endpoints 0 and 1)
■ $8 \times 512$ bytes
(Endpoints 2, 4, 6, 8)

## Organization

■ EP0—Bidirectional endpoint zero, 64 byte buffer
■ EP1IN, EP1OUT—64 byte buffers, bulk or interrupt
■ EP2, 4, 6, 8-Eight 512-byte buffers, bulk, interrupt, or isochronous, of which only the transfer size is available. EP4 and EP8 are double buffered, while EP2 and 6 are either double, triple, or quad buffered. Regardless of the physical size of the buffer, each endpoint buffer accommodates only one full speed packet. For bulk endpoints, the maximum number of bytes it can accommodate is 64, even though the physical buffer size is 512 or 1024. For an ISOCHRONOUS endpoint the maximum number of bytes it can accommodate is 1023.
For endpoint configuration options, see Figure 6.

## Setup Data Buffer

A separate 8-byte buffer at 0xE6B8-0xE6BF holds the Setup data from a CONTROL transfer.

## Default Alternate Settings

In the following table, ' 0 ' means " $n o t$ implemented", and ' $2 x$ ' means "double buffered".

Table 6. Default Alternate Settings

| Alternate <br> Setting | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |
| :--- | :--- | :--- | :--- | :--- |
| ep0 | 64 | 64 | 64 | 64 |
| ep1out | 0 | 64 bulk | 64 int | 64 int |
| ep1in | 0 | 64 bulk | 64 int | 64 int |
| ep2 | 0 | 64 bulk out $(2 \times)$ | 64 int out $(2 \times)$ | 64 iso out $(2 \times)$ |
| ep4 | 0 | 64 bulk out $(2 \times)$ | 64 bulk out $(2 \times)$ | 64 bulk out $(2 \times)$ |
| ep6 | 0 | 64 bulk in $(2 \times)$ | 64 int in $(2 \times)$ | 64 iso in $(2 \times)$ |
| ep8 | 0 | 64 bulk in $(2 \times)$ | 64 bulk in $(2 \times)$ | 64 bulk in $(2 \times)$ |

## External FIFO Interface

## Architecture

The FX1 slave FIFO architecture has eight 512-byte blocks in the endpoint RAM that directly serve as FIFO memories, and are controlled by FIFO control signals (such as IFCLK, SLCS\#, SLRD, SLWR, SLOE, PKTEND, and flags). The usable size of these buffers depend on the USB transfer mode as described in the section Organization on page 11.
In operation, some of the eight RAM blocks fill or empty from the SIE, while the others are connected to the I/O transfer logic. The transfer logic takes two forms: the GPIF for internally generated control signals or the slave FIFO interface for externally controlled transfers.

Figure 6. Endpoint Configuration


[^1]
## Master/Slave Control Signals

The FX1 endpoint FIFOS are implemented as eight physically distinct 256x16 RAM blocks. The 8051/SIE can switch any of the RAM blocks between two domains: the USB (SIE) domain and the 8051-l/O Unit domain. This switching is done instantaneously, giving essentially zero transfer time between "USB FIFOS" and "Slave FIFOS." While they are physically the same memory, no bytes are actually transferred between buffers.

At any time, some RAM blocks fill or empty with USB data under SIE control, while other RAM blocks are available to the 8051 and the I/O control unit. The RAM blocks operate as a single-port in the USB domain, and dual port in the 8051-I/O domain. The blocks are configured as single, double, triple, or quad buffered.
The I/O control unit implements either an internal master ( M for master) or external master (S for Slave) interface.
In Master (M) mode, the GPIF internally controls FIFOADR[1..0] to select a FIFO. The RDY pins (two in the 56 pin package, six in the 100 pin and 128 pin packages) are used as flag inputs from an external FIFO or other logic if desired. The GPIF is run from either an internally derived clock or an externally supplied clock (IFCLK), at a rate that transfers data up to 96 Megabytes/s (48 MHz IFCLK with 16-bit interface).
In Slave (S) mode, the FX1 accepts either an internally derived clock or an externally supplied clock (IFCLK with a maximum frequency of 48 MHz ) and SLCS\#, SLRD, SLWR, SLOE, PKTEND signals from external logic. When using an external IFCLK, the external clock must be present before switching to the external clock with the IFCLKSRC bit. Each endpoint can individually be selected for byte or word operation by an internal configuration bit, and a Slave FIFO Output Enable signal SLOE enables data of the selected width. External logic must ensure that the output enable signal is inactive when writing data to a slave FIFO. The slave interface can also operate asynchronously, where the SLRD and SLWR signals act directly as strobes, rather than a clock qualifier as in the synchronous mode. The signals SLRD, SLWR, SLOE, and PKTEND are gated by the signal SLCS\#.

## GPIF and FIFO Clock Rates

An 8051 register bit selects one of two frequencies for the internally supplied interface clock: 30 MHz and 48 MHz . Alternatively, an externally supplied clock of 5 to 48 MHz feeding the IFCLK pin is used as the interface clock. IFCLK is configured to function as an output clock when the GPIF and FIFOs are internally clocked. An output enable bit in the IFCONFIG register turns this clock output off, if desired. Another bit within the IFCONFIG register inverts the IFCLK signal whether internally or externally sourced.

## GPIF

The GPIF is a flexible 8 or 16 -bit parallel interface driven by a user programmable finite state machine. It allows the CY7C64713 to perform local bus mastering, and can implement a wide variety of protocols such as ATA interface, printer parallel port, and Utopia.
The GPIF has six programmable control outputs (CTL), nine address outputs (GPIFADRx), and six general purpose Ready inputs (RDY). The data bus width is 8 or 16 bits. Each GPIF vector defines the state of the control outputs, and determines
what state a Ready input (or multiple inputs) must be before proceeding. The GPIF vector is programmed to advance a FIFO to the next data value, advance an address, and so on. A sequence of the GPIF vectors create a single waveform that executes to perform the data move between the FX1 and the external device.

## Six Control OUT Signals

The 100 and 128 pin packages bring out all six Control Output pins (CTLO-CTL5). The 8051 programs the GPIF unit to define the CTL waveforms. The 56 pin package brings out three of these signals: CTLO - CTL2. CTLx waveform edges are programmed to make transitions as fast as once per clock (20.8 ns using a 48 MHz clock).

## Six Ready IN Signals

The 100 and 128 pin packages bring out all six Ready inputs (RDY0-RDY5). The 8051 programs the GPIF unit to test the RDY pins for GPIF branching. The 56 pin package brings out two of these signals, RDY0-1.

## Nine GPIF Address OUT Signals

Nine GPIF address lines are available in the 100 and 128 pin packages: GPIFADR[8..0]. The GPIF address lines allow indexing through up to a 512 byte block of RAM. If more address lines are needed, I/O port pins are used.

## Long Transfer Mode

In Master mode, the 8051 appropriately sets the GPIF transaction count registers (GPIFTCB3, GPIFTCB2, GPIFTCB1, or GPIFTCBO) for unattended transfers of up to $2^{32}$ transactions. The GPIF automatically throttles data flow to prevent under or overflow until the full number of requested transactions are complete. The GPIF decrements the value in these registers to represent the current status of the transaction.

## ECC Generation

The EZ-USB FX1 can calculate ECCs (Error Correcting Codes) on data that pass across its GPIF or Slave FIFO interfaces. There are two ECC configurations: Two ECCs, each calculated over 256 bytes (SmartMedia ${ }^{\text {TM }}$ Standard); and one ECC calculated over 512 bytes.
The ECC can correct any one-bit error or detect any two-bit error.
Note To use the ECC logic, the GPIF or Slave FIFO interface must be configured for byte-wide operation.

## ECC Implementation

The two ECC configurations are selected by the ECCM bit:

### 0.0.0.1 $E C C M=0$

Two 3-byte ECCs, each calculated over a 256-byte block of data. This configuration conforms to the SmartMedia Standard.
Write any value to ECCRESET, then pass data across the GPIF or Slave FIFO interface. The ECC for the first 256 bytes of data is calculated and stored in ECC1. The ECC for the next 256 bytes is stored in ECC2. After the second ECC is calculated, the values in the ECCx registers do not change until the ECCRESET is written again, even if more data is subsequently passed across the interface.

### 0.0.0.2 ECCM = 1

One 3-byte ECC calculated over a 512-byte block of data.
Write any value to ECCRESET, then pass data across the GPIF or Slave FIFO interface. The ECC for the first 512 bytes of data is calculated and stored in ECC1; ECC2 is not used. After the ECC is calculated, the value in ECC1 does not change until the ECCRESET is written again, even if more data is subsequently passed across the interface

## USB Uploads and Downloads

The core has the ability to directly edit the data contents of the internal 16 KByte RAM and of the internal 512 byte scratch pad RAM via a vendor specific command. This capability is normally used when 'soft' downloading user code and is available only to and from the internal RAM, only when the 8051 is held in reset. The available RAM spaces are 16 KBytes from 0x0000-0x3FFF (code/data) and 512 bytes from 0xE000-0xE1FF (scratch pad data RAM). ${ }^{[4]}$

## Autopointer Access

FX1 provides two identical autopointers. They are similar to the internal 8051 data pointers, but with an additional feature: they can optionally increment after every memory access. This capability is available to and from both internal and external RAM. The autopointers are available in external FX1 registers, under the control of a mode bit (AUTOPTRSETUP.0). Using the external FX1 autopointer access (at 0xE67B - 0xE67C) allows the autopointer to access all RAM, internal and external, to the part. Also, the autopointers can point to any FX1 register or endpoint buffer space. When autopointer access to external memory is enabled, the location 0xE67B and 0xE67C in XDATA and the code space cannot be used.

## $\mathrm{I}^{2} \mathrm{C}$ Controller

FX1 has one $I^{2} \mathrm{C}$ port that is driven by two internal controllers: one that automatically operates at boot time to load VID/PID/DID and configuration information; and another that the 8051, once running, uses to control external $I^{2} \mathrm{C}$ devices. The $\mathrm{I}^{2} \mathrm{C}$ port operates in master mode only.

## $I^{2} C$ Port Pins

The $I^{2} \mathrm{C}$ pins SCL and SDA must have external $2.2 \mathrm{k} \Omega$ pull up resistors even if no EEPROM is connected to the FX1. External EEPROM device address pins must be configured properly. See Table 7 for configuring the device address pins.

Table 7. Strap Boot EEPROM Address Lines to These Values

| Bytes | Example EEPROM | A2 | A1 | A0 |
| :--- | :--- | :--- | :--- | :--- |
| 16 | $24 \mathrm{LC} 00^{[5]}$ | N/A | N/A | N/A |
| 128 | 24 LC 01 | 0 | 0 | 0 |
| 256 | 24 LC 02 | 0 | 0 | 0 |
| 4 K | 24 LC 32 | 0 | 0 | 1 |
| 8 K | 24 LC 64 | 0 | 0 | 1 |
| 16 K | 24 LC 128 | 0 | 0 | 1 |

## $I^{2}$ C Interface Boot Load Access

At power on reset the $\left.\right|^{2} \mathrm{C}$ interface boot loader loads the VID/PID/DID configuration bytes and up to 16 KBytes of program/data. The available RAM spaces are 16 KBytes from $0 x 0000-0 x 3 F F F$ and 512 bytes from 0xE000-0xE1FF. The 8051 is in reset. $I^{2} \mathrm{C}$ interface boot loads only occur after power on reset.

## ${ }^{1} 2 \mathrm{C}$ Interface General Purpose Access

The 8051 can control peripherals connected to the $\mathrm{I}^{2} \mathrm{C}$ bus using the I2CTL and I2DAT registers. FX1 provides $I^{2} \mathrm{C}$ master control only, because it is never an $I^{2} \mathrm{C}$ slave.

## Compatible with Previous Generation EZ-USB FX2

The EZ-USB FX1 is fit, form, and function upgradable to the EZ-USB FX2LP. This makes for an easy transition for designers wanting to upgrade their systems from full speed to high speed designs. The pinout and package selection are identical, and all firmware developed for the FX1 function in the FX2LP with proper addition of high speed descriptors and speed switching code.

## Pin Assignments

Figure 7 on page 14 identifies all signals for the three package types. The following pages illustrate the individual pin diagrams, plus a combination diagram showing which of the full set of signals are available in the 128, 100, and 56 pin packages.
The signals on the left edge of the 56 pin package in Figure 7 on page 14 are common to all versions in the FX1 family. Three modes are available in all package versions: Port, GPIF master, and Slave FIFO. These modes define the signals on the right edge of the diagram. The 8051 selects the interface mode using the IFCONFIG[1:0] register bits. Port mode is the power on default configuration.
The 100-pin package adds functionality to the 56 pin package by adding these pins:

■ PORTC or alternate GPIFADR[7:0] address signals
■ PORTE or alternate GPIFADR[8] address signal and seven additional 8051 signals

- Three GPIF Control signals
- Four GPIF Ready signals

■ Nine 8051 signals (two USARTs, three timer inputs, INT4, and INT5\#)
■ BKPT, RD\#, WR\#.
The 128 pin package adds the 8051 address and data buses plus control signals. Note that two of the required signals, RD\# and WR\#, are present in the 100 pin version. In the 100 pin and 128 pin versions, an 8051 control bit is set to pulse the RD\# and WR\# pins when the 8051 reads from and writes to the PORTC.

Figure 7. Signals


Figure 8. CY7C64713 128 pin TQFP Pin Assignment


Figure 9. CY7C64713 100 pin TQFP Pin Assignment


Figure 10. CY7C64713 56 pin SSOP Pin Assignment
CY7C64713
56 pin SSOP


CY7C64713

Figure 11. CY7C64713 56 pin QFN Pin Assignment


* indicates programmable polarity


## CY7C64713 Pin Definitions

The FX1 Pin Definitions for CY7C64713 follow. ${ }^{[6]}$
Table 8. FX1 Pin Definitions

| $\begin{array}{\|c\|} \hline 128 \\ \text { TQFP } \end{array}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | $\begin{array}{c\|} \hline 56 \\ \text { SSOP } \end{array}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | 9 | 10 | 3 | AVCC | Power | N/A | Analog VCC. Connect this pin to 3.3 V power source. This signal provides power to the analog section of the chip. |
| 17 | 16 | 14 | 7 | AVCC | Power | N/A | Analog VCC. Connect this pin to 3.3 V power source. This signal provides power to the analog section of the chip. |
| 13 | 12 | 13 | 6 | AGND | Ground | N/A | Analog Ground. Connect to ground with as short a path as possible. |
| 20 | 19 | 17 | 10 | AGND | Ground | N/A | Analog Ground. Connect to ground with as short a path as possible. |
| 19 | 18 | 16 | 9 | DMINUS | I/O/Z | Z | USB D- Signal. Connect to the USB D- signal. |
| 18 | 17 | 15 | 8 | DPLUS | I/O/Z | Z | USB D+ Signal. Connect to the USB D+ signal. |
| 94 |  |  |  | A0 | Output | L | 8051 Address Bus. This bus is driven at all times. When the 8051 is |
| 95 |  |  |  | A1 | Output | L | addressing the internal R |
| 96 |  |  |  | A2 | Output | L |  |
| 97 |  |  |  | A3 | Output | L |  |
| 117 |  |  |  | A4 | Output | L |  |
| 118 |  |  |  | A5 | Output | L |  |
| 119 |  |  |  | A6 | Output | L |  |
| 120 |  |  |  | A7 | Output | L |  |
| 126 |  |  |  | A8 | Output | L |  |
| 127 |  |  |  | A9 | Output | L |  |
| 128 |  |  |  | A10 | Output | L |  |
| 21 |  |  |  | A11 | Output | L |  |
| 22 |  |  |  | A12 | Output | L |  |
| 23 |  |  |  | A13 | Output | L |  |
| 24 |  |  |  | A14 | Output | L |  |
| 25 |  |  |  | A15 | Output | L |  |
| 59 |  |  |  | D0 | I/O/Z | Z | 8051 Data Bus. This bidirectional bus is high impedance when |
| 60 |  |  |  | D1 | I/O/Z | Z | inactive, input for bus reads, and output for bus writes. The data bus is |
| 61 |  |  |  | D2 | I/O/Z | Z | active only for external bus accesses, and is driven LOW in suspend. |
| 62 |  |  |  | D3 | I/O/Z | Z |  |
| 63 |  |  |  | D4 | I/O/Z | Z |  |
| 86 |  |  |  | D5 | I/O/Z | Z |  |
| 87 |  |  |  | D6 | I/O/Z | Z |  |
| 88 |  |  |  | D7 | I/O/Z | Z |  |
| 39 |  |  |  | PSEN\# | Output | H | Program Store Enable. This active LOW signal indicates an 8051 code fetch from external memory. It is active for program memory fetches from $0 \times 4000-0 x F F F F$ when the EA pin is LOW, or from $0 \times 0000-0 \times F F F F$ when the EA pin is HIGH. |

## Note

6. Do not leave unused inputs floating. Tie either HIGH or LOW as appropriate. Pull outputs up or down to ensure signals at power up and in standby. Note that no pin: must be driven when the device is powered down.

Table 8. FX1 Pin Definitions (continued)

| $\begin{gathered} 128 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | $\begin{array}{\|c\|} \hline 56 \\ \text { SSOP } \end{array}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 34 | 28 |  |  | BKPT | Output | L | Breakpoint. This pin goes active (HIGH) when the 8051 address bus matches the BPADDRH/L registers and breakpoints are enabled in the BREAKPT register (BPEN = 1). If the BPPULSE bit in the BREAKPT register is HIGH, this signal pulses HIGH for eight $12-/ 24-/ 48 \mathrm{MHz}$ clocks. If the BPPULSE bit is LOW, the signal remains HIGH until the 8051 clears the BREAK bit (by writing ' 1 ' to it) in the BREAKPT register. |
| 99 | 77 | 49 | 42 | RESET\# | Input | N/A | Active LOW Reset. Resets the entire chip. See the section "Reset and Wakeup" on page 7 for more details. |
| 35 |  |  |  | EA | Input | N/A | External Access. This pin determines where the 8051 fetches code between addresses $0 \times 0000$ and $0 \times 3 F F F$. If EA $=0$ the 8051 fetches this code from its internal RAM. IF EA $=1$ the 8051 fetches this code from external memory. |
| 12 | 11 | 12 | 5 | XTALIN | Input | N/A | Crystal Input. Connect this signal to a 24 MHz parallel-resonant, fundamental mode crystal and load capacitor to GND. It is also correct to drive the XTALIN with an external 24 MHz square wave derived from another clock source. When driving from an external source, the driving signal must be a 3.3 V square wave. |
| 11 | 10 | 11 | 4 | XTALOUT | Output | N/A | Crystal Output. Connect this signal to a 24 MHz parallel-resonant, fundamental mode crystal and load capacitor to GND. If an external clock is used to drive XTALIN, leave this pin open. |
| 1 | 100 | 5 | 54 | CLKOUT | O/Z | $\begin{gathered} \hline 12 \\ \mathrm{MHz} \end{gathered}$ | CLKOUT: 12, 24 or 48 MHz clock, phase locked to the 24 MHz input clock. The 8051 defaults to 12 MHz operation. The 8051 may three-state this output by setting CPUCS. $1=1$. |
| Port A |  |  |  |  |  |  |  |
| 82 | 67 | 40 | 33 | $\begin{aligned} & \text { PAO or } \\ & \text { INTO\# } \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ (P A O) \end{gathered}$ | Multiplexed pin whose function is selected by PORTACFG. 0 PAO is a bidirectional I/O port pin. <br> INTO\# is the active-LOW 8051 INTO interrupt input signal, which is either edge triggered $(I T 0=1)$ or level triggered $(I T 0=0)$. |
| 83 | 68 | 41 | 34 | PA1 or INT1\# | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PA1) } \end{gathered}$ | Multiplexed pin whose function is selected by: <br> PORTACFG. 1 <br> PA1 is a bidirectional I/O port pin. <br> INT1\# is the active-LOW 8051 INT1 interrupt input signal, which is either edge triggered $(I T 1=1)$ or level triggered ( $I T 1=0$ ). |
| 84 | 69 | 42 | 35 | $\begin{aligned} & \text { PA2 or } \\ & \text { SLOE } \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PA2) } \end{gathered}$ | Multiplexed pin whose function is selected by two bits: IFCONFIG[1:0]. <br> PA2 is a bidirectional I/O port pin. <br> SLOE is an input-only output enable with programmable polarity (FIFOPINPOLAR.4) for the slave FIFOs connected to FD[7..0] or FD[15..0]. |
| 85 | 70 | 43 | 36 | PA3 or WU2 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PA3) } \end{gathered}$ | Multiplexed pin whose function is selected by: WAKEUP. 7 and OEA. 3 <br> PA3 is a bidirectional I/O port pin. <br> WU2 is an alternate source for USB Wakeup, enabled by WU2EN bit (WAKEUP.1) and polarity set by WU2POL (WAKEUP.4). If the 8051 is in suspend and WU2EN = 1, a transition on this pin starts up the oscillator and interrupts the 8051 to allow it to exit the suspend mode. Asserting this pin inhibits the chip from suspending, if WU2EN $=1$. |
| 89 | 71 | 44 | 37 | $\begin{aligned} & \hline \text { PA4 or } \\ & \text { FIFOADR0 } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PA4) } \end{gathered}$ | Multiplexed pin whose function is selected by: IFCONFIG[1..0]. <br> PA4 is a bidirectional I/O port pin. <br> FIFOADR0 is an input-only address select for the slave FIFOs connected to FD[7..0] or FD[15..0]. |

Table 8. FX1 Pin Definitions (continued)

| $\begin{array}{c\|} \hline 128 \\ \text { TQFP } \end{array}$ | $\begin{array}{\|c\|} \hline 100 \\ \text { TQFP } \end{array}$ | $\begin{array}{\|c\|} \hline 56 \\ \text { SSOP } \end{array}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 72 | 45 | 38 | $\begin{array}{\|l\|} \hline \text { PA5 or } \\ \text { FIFOADR1 } \end{array}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PA5) } \end{gathered}$ | Multiplexed pin whose function is selected by: IFCONFIG[1..0]. <br> PA5 is a bidirectional I/O port pin. <br> FIFOADR1 is an input-only address select for the slave FIFOs connected to FD[7..0] or FD[15..0]. |
| 91 | 73 | 46 | 39 | PA6 or PKTEND | I/O/Z | $\begin{gathered} 1 \\ (P A 6) \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] bits. PA6 is a bidirectional I/O port pin. <br> PKTEND is an input used to commit the FIFO packet data to the endpoint and whose polarity is programmable via FIFOPINPOLAR.5. |
| 92 | 74 | 47 | 40 | $\begin{aligned} & \text { PA7 or } \\ & \text { FLAGD or } \\ & \text { SLCS\# } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PA7) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and PORTACFG. 7 bits. <br> PA7 is a bidirectional I/O port pin. <br> FLAGD is a programmable slave-FIFO output status flag signal. <br> SLCS\# gates all other slave FIFO enable/strobes |
| Port B |  |  |  |  |  |  |  |
| 44 | 34 | 25 | 18 | $\begin{array}{\|l} \mathrm{PBO} \text { or } \\ \mathrm{FD}[0] \end{array}$ | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PBO) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PBO is a bidirectional I/O port pin. <br> FD[0] is the bidirectional FIFO/GPIF data bus. |
| 45 | 35 | 26 | 19 | $\begin{aligned} & \text { PB1 or } \\ & \text { FD[1] } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PB1) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB1 is a bidirectional I/O port pin. <br> FD[1] is the bidirectional FIFO/GPIF data bus. |
| 46 | 36 | 27 | 20 | $\begin{array}{\|l} \mathrm{PB} 2 \text { or } \\ \mathrm{FD}[2] \end{array}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PB2) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB2 is a bidirectional I/O port pin. <br> FD[2] is the bidirectional FIFO/GPIF data bus. |
| 47 | 37 | 28 | 21 | $\begin{aligned} & \mathrm{PB} 3 \text { or } \\ & \mathrm{FD}[3] \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PB3) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB3 is a bidirectional I/O port pin. <br> FD[3] is the bidirectional FIFO/GPIF data bus. |
| 54 | 44 | 29 | 22 | $\begin{aligned} & \text { PB4 or } \\ & \text { FD[4] } \end{aligned}$ | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PB4) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB4 is a bidirectional I/O port pin. <br> FD[4] is the bidirectional FIFO/GPIF data bus. |
| 55 | 45 | 30 | 23 | $\begin{aligned} & \text { PB5 or } \\ & \text { FD[5] } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PB5) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB5 is a bidirectional I/O port pin. <br> FD[5] is the bidirectional FIFO/GPIF data bus. |
| 56 | 46 | 31 | 24 | $\begin{aligned} & \mathrm{PB6} \text { or } \\ & \mathrm{FD}[6] \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ (P B 6) \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB6 is a bidirectional I/O port pin. <br> FD[6] is the bidirectional FIFO/GPIF data bus. |
| 57 | 47 | 32 | 25 | $\begin{aligned} & \mathrm{PB} 7 \text { or } \\ & \mathrm{FD}[7] \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ (P B 7) \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB7 is a bidirectional I/O port pin. <br> FD[7] is the bidirectional FIFO/GPIF data bus. |

Table 8. FX1 Pin Definitions (continued)

| $\begin{array}{\|c\|} \hline 128 \\ \text { TQFP } \end{array}$ | $\begin{array}{\|c\|} \hline 100 \\ \text { TQFP } \end{array}$ | $\begin{gathered} 56 \\ \text { SSOP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PORT C |  |  |  |  |  |  |  |
| 72 | 57 |  |  | $\begin{aligned} & \text { PC0 or } \\ & \text { GPIFADR0 } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PCO}) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 0 PCO is a bidirectional I/O port pin. <br> GPIFADR0 is a GPIF address output pin. |
| 73 | 58 |  |  | $\begin{aligned} & \text { PC1 or } \\ & \text { GPIFADR1 } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 1) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 1 PC1 is a bidirectional I/O port pin. <br> GPIFADR1 is a GPIF address output pin. |
| 74 | 59 |  |  | $\begin{aligned} & \text { PC2 or } \\ & \text { GPIFADR2 } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 2) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 2 PC2 is a bidirectional I/O port pin. <br> GPIFADR2 is a GPIF address output pin. |
| 75 | 60 |  |  | $\begin{aligned} & \text { PC3 or } \\ & \text { GPIFADR3 } \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ (P C 3) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 3 PC3 is a bidirectional I/O port pin. <br> GPIFADR3 is a GPIF address output pin. |
| 76 | 61 |  |  | $\begin{aligned} & \text { PC4 or } \\ & \text { GPIFADR4 } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 4) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 4 PC4 is a bidirectional I/O port pin. <br> GPIFADR4 is a GPIF address output pin. |
| 77 | 62 |  |  | $\begin{aligned} & \text { PC5 or } \\ & \text { GPIFADR5 } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 5) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 5 PC5 is a bidirectional I/O port pin. <br> GPIFADR5 is a GPIF address output pin. |
| 78 | 63 |  |  | $\begin{array}{\|l} \hline \text { PC6 or } \\ \text { GPIFADR6 } \end{array}$ | I/O/Z | $\begin{gathered} 1 \\ (P C 6) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 6 PC6 is a bidirectional I/O port pin. <br> GPIFADR6 is a GPIF address output pin. |
| 79 | 64 |  |  | PC7 or GPIFADR7 | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 7) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 7 PC7 is a bidirectional I/O port pin. <br> GPIFADR7 is a GPIF address output pin. |

## PORT D

| 102 | 80 | 52 | 45 | $\begin{aligned} & \hline \mathrm{PDO} \text { or } \\ & \mathrm{FD}[8] \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PDO) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[8] is the bidirectional FIFO/GPIF data bus. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 103 | 81 | 53 | 46 | $\begin{aligned} & \hline \text { PD1 or } \\ & \text { FD[9] } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD1) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[9] is the bidirectional FIFO/GPIF data bus. |
| 104 | 82 | 54 | 47 | $\begin{array}{\|l\|l\|} \hline \text { PD2 or } \\ \text { FD[10] } \end{array}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD2) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[10] is the bidirectional FIFO/GPIF data bus. |
| 105 | 83 | 55 | 48 | $\begin{array}{\|l} \hline \text { PD3 or } \\ \text { FD[11] } \end{array}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD3) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[11] is the bidirectional FIFO/GPIF data bus. |
| 121 | 95 | 56 | 49 | $\begin{aligned} & \hline \text { PD4 or } \\ & \text { FD[12] } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD4) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[12] is the bidirectional FIFO/GPIF data bus. |
| 122 | 96 | 1 | 50 | $\begin{aligned} & \hline \text { PD5 or } \\ & \text { FD[13] } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD5) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[13] is the bidirectional FIFO/GPIF data bus. |
| 123 | 97 | 2 | 51 | $\begin{aligned} & \hline \text { PD6 or } \\ & \text { FD[14] } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD6) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[14] is the bidirectional FIFO/GPIF data bus. |
| 124 | 98 | 3 | 52 | $\begin{array}{\|l\|} \hline \mathrm{PD} 7 \text { or } \\ \mathrm{FD}[15] \end{array}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD7) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[15] is the bidirectional FIFO/GPIF data bus. |

Table 8. FX1 Pin Definitions (continued)

| $\begin{gathered} 128 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | $\begin{array}{c\|} \hline 56 \\ \text { SSOP } \\ \hline \end{array}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port E |  |  |  |  |  |  |  |
| 108 | 86 |  |  | $\begin{array}{\|l\|l\|} \hline \text { PEO or } \\ \text { TOOUT } \end{array}$ | I/O/Z | $\begin{gathered} \text { I } \\ (\text { PEO }) \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 0 bit. PE0 is a bidirectional I/O port pin. <br> TOOUT is an active HIGH signal from 8051 Timer-counter0. T0OUT outputs a high level for one CLKOUT clock cycle when Timer0 overflows. If Timer0 is operated in Mode 3 (two separate timer/counters), TOOUT is active when the low byte timer/counter overflows. |
| 109 | 87 |  |  | $\begin{aligned} & \hline \text { PE1 or } \\ & \text { T1OUT } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE1) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 1 bit. PE1 is a bidirectional I/O port pin. <br> T10UT is an active HIGH signal from 8051 Timer-counter1. T1OUT outputs a high level for one CLKOUT clock cycle when Timer1 overflows. If Timer1 is operated in Mode 3 (two separate timer/counters), T1OUT is active when the low byte timer/counter overflows. |
| 110 | 88 |  |  | $\begin{aligned} & \text { PE2 or } \\ & \text { T2OUT } \end{aligned}$ | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PE2) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 2 bit. PE2 is a bidirectional I/O port pin. <br> T2OUT is the active HIGH output signal from 8051 Timer2. T2OUT is active (HIGH) for one clock cycle when Timer/Counter 2 overflows. |
| 111 | 89 |  |  | $\begin{aligned} & \text { PE3 or } \\ & \text { RXDOOUT } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE3) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 3 bit. PE3 is a bidirectional I/O port pin. <br> RXD0OUT is an active HIGH signal from 8051 UART0. If RXD0OUT is selected and UARTO is in Mode 0 , this pin provides the output data for UARTO only when it is in sync mode. Otherwise it is a 1. |
| 112 | 90 |  |  | $\begin{aligned} & \hline \text { PE4 or } \\ & \text { RXD1OUT } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE4) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 4 bit. PE4 is a bidirectional I/O port pin. <br> RXD1OUT is an active HIGH output from 8051 UART1. When the RXD1OUT is selected and UART1 is in Mode 0, this pin provides the output data for UART1 only when it is in sync mode. In Modes 1, 2, and 3 , this pin is HIGH. |
| 113 | 91 |  |  | $\begin{array}{\|l} \text { PE5 or } \\ \text { INT6 } \end{array}$ | I/O/Z | $\begin{gathered} \mathrm{l} \\ \text { (PE5) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 5 bit. PE5 is a bidirectional I/O port pin. <br> INT6 is the 8051 INT6 interrupt request input signal. The INT6 pin is edge-sensitive, active HIGH. |
| 114 | 92 |  |  | $\begin{aligned} & \text { PE6 or } \\ & \text { T2EX } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE6) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 6 bit. PE6 is a bidirectional I/O port pin. <br> T2EX is an active HIGH input signal to the 8051 Timer2. T2EX reloads timer 2 on its falling edge. T2EX is active only if the EXEN2 bit is set in T2CON. |
| 115 | 93 |  |  | $\begin{aligned} & \text { PE7 or } \\ & \text { GPIFADR8 } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE7) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 7 bit. PE7 is a bidirectional I/O port pin. <br> GPIFADR8 is a GPIF address output pin. |


| 4 | 3 | 8 | 1 | RDY0 or <br> SLRD | Input | N/A | Multiplexed pin whose function is selected by the following bits: <br> IFCONFIG[1..0]. <br> RDY0 is a GPIF input signal. <br> SLRD is the input-only read strobe with programmable polarity <br> (FIFOPINPOLAR.3) for the slave FIFOs connected to FD[7..0] or <br> FD[15..0]. |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 5 | 4 | 9 | 2 | RDY1 or <br> SLWR | Input | N/AMultiplexed pin whose function is selected by the following bits: <br> IFCONFIG[1..0]. <br> RDY1 is a GPIF input signal. <br> SLWR is the input-only write strobe with programmable polarity <br> (FIFOPINPOLAR.2) for the slave FIFOs connected to FD[7..0] or <br> FD[15..0]. |  |

Table 8. FX1 Pin Definitions (continued)

| $\begin{gathered} \hline 128 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { SSOP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 |  |  | RDY2 | Input | N/A | RDY2 is a GPIF input signal. |
| 7 | 6 |  |  | RDY3 | Input | N/A | RDY3 is a GPIF input signal. |
| 8 | 7 |  |  | RDY4 | Input | N/A | RDY4 is a GPIF input signal. |
| 9 | 8 |  |  | RDY5 | Input | N/A | RDY5 is a GPIF input signal. |
| 69 | 54 | 36 | 29 | $\begin{aligned} & \text { CTLO or } \\ & \text { FLAGA } \end{aligned}$ | O/Z | H | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> CTLO is a GPIF control output. <br> FLAGA is a programmable slave-FIFO output status flag signal. Defaults to programmable for the FIFO selected by the FIFOADR[1:0] pins. |
| 70 | 55 | 37 | 30 | $\begin{aligned} & \text { CTL1 or } \\ & \text { FLAGB } \end{aligned}$ | O/Z | H | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> CTL1 is a GPIF control output. <br> FLAGB is a programmable slave-FIFO output status flag signal. Defaults to FULL for the FIFO selected by the FIFOADR[1:0] pins. |
| 71 | 56 | 38 | 31 | $\begin{aligned} & \text { CTL2 or } \\ & \text { FLAGC } \end{aligned}$ | O/Z | H | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> CTL2 is a GPIF control output. <br> FLAGC is a programmable slave-FIFO output status flag signal. Defaults to EMPTY for the FIFO selected by the FIFOADR[1:0] pins. |
| 66 | 51 |  |  | CTL3 | O/Z | H | CTL3 is a GPIF control output. |
| 67 | 52 |  |  | CTL4 | Output | H | CTL4 is a GPIF control output. |
| 98 | 76 |  |  | CTL5 | Output | H | CTL5 is a GPIF control output. |
| 32 | 26 | 20 | 13 | IFCLK | I/O/Z | Z | Interface Clock, used for synchronously clocking data into or out of the slave FIFOs. IFCLK also serves as a timing reference for all slave FIFO control signals and GPIF. When internal clocking is used (IFCONFIG. $7=1$ ) the IFCLK pin is configured to output $30 / 48 \mathrm{MHz}$ by bits IFCONFIG. 5 and IFCONFIG.6. IFCLK may be inverted, whether internally or externally sourced, by setting the bit IFCONFIG. $4=1$. |
| 28 | 22 |  |  | INT4 | Input | N/A | INT4 is the 8051 INT4 interrupt request input signal. The INT4 pin is edge-sensitive, active HIGH. |
| 106 | 84 |  |  | INT5\# | Input | N/A | INT5\# is the 8051 INT5 interrupt request input signal. The INT5 pin is edge-sensitive, active LOW. |
| 31 | 25 |  |  | T2 | Input | N/A | T2 is the active-HIGH T2 input signal to 8051 Timer2, which provides the input to Timer2 when C/T2 $=1$. When C/T2 $=0$, Timer2 does not use this pin. |
| 30 | 24 |  |  | T1 | Input | N/A | T1 is the active-HIGH T1 signal for 8051 Timer1, which provides the input to Timer1 when C/T1 is 1 . When C/T1 is 0 , Timer1 does not use this bit. |
| 29 | 23 |  |  | T0 | Input | N/A | T0 is the active-HIGH T0 signal for 8051 Timer0, which provides the input to Timer0 when C/T0 is 1 . When C/T0 is 0 , Timer0 does not use this bit. |
| 53 | 43 |  |  | RXD1 | Input | N/A | RXD1is an active-HIGH input signal for 8051 UART1, which provides data to the UART in all modes. |
| 52 | 42 |  |  | TXD1 | Output | H | TXD1is an active-HIGH output pin from 8051 UART1, which provides the output clock in sync mode, and the output data in async mode. |
| 51 | 41 |  |  | RXD0 | Input | N/A | RXD0 is the active-HIGH RXD0 input to 8051 UART0, which provides data to the UART in all modes. |
| 50 | 40 |  |  | TXD0 | Output | H | TXD0 is the active-HIGH TXD0 output from 8051 UART0, which provides the output clock in sync mode, and the output data in async mode. |

Table 8. FX1 Pin Definitions (continued)

| $\begin{gathered} 128 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { SSOP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 42 |  |  |  | CS\# | Output | H | CS\# is the active-LOW chip select for external memory. |
| 41 | 32 |  |  | WR\# | Output | H | WR\# is the active-LOW write strobe output for external memory. |
| 40 | 31 |  |  | RD\# | Output | H | RD\# is the active-LOW read strobe output for external memory. |
| 38 |  |  |  | OE\# | Output | H | OE\# is the active LOW output enable for external memory. |
| 33 | 27 | 21 | 14 | Reserved | Input | N/A | Reserved. Connect to ground. |
|  |  |  |  |  |  |  |  |
| 101 | 79 | 51 | 44 | WAKEUP | Input | N/A | USB Wakeup. If the 8051 is in suspend, asserting this pin starts up the oscillator and interrupts the 8051 to allow it to exit the suspend mode. Holding WAKEUP asserted inhibits the EZ-USB FX1 chip from suspending. This pin has programmable polarity (WAKEUP.4). |
| 36 | 29 | 22 | 15 | SCL | OD | Z | Clock for the ${ }^{2}$ C interface. Connect to VCC with a 2.2 K resistor, even if no $I^{2} \mathrm{C}$ peripheral is attached. |
| 37 | 30 | 23 | 16 | SDA | OD | Z | Data for $\mathrm{I}^{2} \mathrm{C}$ interface. Connect to VCC with a 2.2 K resistor, even if no $I^{2} C$ peripheral is attached. |
|  |  |  |  |  |  |  |  |
| 2 | 1 | 6 | 55 | VCC | Power | N/A | VCC. Connect to 3.3 V power source. |
| 26 | 20 | 18 | 11 | VCC | Power | N/A | VCC. Connect to 3.3 V power source. |
| 43 | 33 | 24 | 17 | VCC | Power | N/A | VCC. Connect to 3.3 V power source. |
| 48 | 38 |  |  | VCC | Power | N/A | VCC. Connect to 3.3 V power source. |
| 64 | 49 | 34 | 27 | VCC | Power | N/A | VCC. Connect to 3.3 V power source. |
| 68 | 53 |  |  | VCC | Power | N/A | VCC. Connect to 3.3 V power source. |
| 81 | 66 | 39 | 32 | VCC | Power | N/A | VCC. Connect to 3.3 V power source. |
| 100 | 78 | 50 | 43 | VCC | Power | N/A | VCC. Connect to 3.3 V power source. |
| 107 | 85 |  |  | VCC | Power | N/A | VCC. Connect to 3.3 V power source. |


| 3 | 2 | 7 | 56 | GND | Ground | N/A | Ground. |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- | :--- |
| 27 | 21 | 19 | 12 | GND | Ground | N/A | Ground. |
| 49 | 39 |  |  | GND | Ground | N/A | Ground. |
| 58 | 48 | 33 | 26 | GND | Ground | N/A | Ground. |
| 65 | 50 | 35 | 28 | GND | Ground | N/A | Ground. |
| 80 | 65 |  |  | GND | Ground | N/A | Ground. |
| 93 | 75 | 48 | 41 | GND | Ground | N/A | Ground. |
| 116 | 94 |  |  | GND | Ground | N/A | Ground. |
| 125 | 99 | 4 | 53 | GND | Ground | N/A | Ground. |
|  |  |  |  |  |  |  |  |
| 14 | 13 |  |  | NC | N/A | N/A | No Connect. This pin must be left open. |
| 15 | 14 |  |  | NC | N/A | N/A | No Connect. This pin must be left open. |
| 16 | 15 |  |  | NC | N/A | N/A | No Connect. This pin must be left open. |

## Register Summary

FX1 register bit definitions are described in the EZ-USB TRM in greater detail.
Table 9. FX1 Register Summary

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GPIF Waveform Mem | ories |  |  |  |  |  |  |  |  |  |  |
| E400 | 128 | WAVEDATA | GPIF Waveform Descriptor 0, 1, 2, 3 data | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E480 | 128 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | GENERAL CONFIGURATION |  |  |  |  |  |  |  |  |  |  |  |
| E600 | 1 | CPUCS | CPU Control \& Status | 0 | 0 | PORTCSTB | CLKSPD1 | CLKSPD0 | CLKINV | CLKOE | 8051RES | 00000010 | rrbbbbbr |
| E601 | 1 | IFCONFIG | Interface Configuration <br> (Ports, GPIF, slave FIFOs) | IFCLKSRC | 3048MHZ | IFCLKOE | IFCLKPOL | ASYNC | GSTATE | IFCFG1 | IFCFG0 | 10000000 | RW |
| E602 | 1 | PINFLAGSAB ${ }^{[9]}$ | Slave FIFO FLAGA and FLAGB Pin Configuration | FLAGB3 | FLAGB2 | FLAGB1 | FLAGBO | FLAGA3 | FLAGA2 | FLAGA1 | FLAGAO | 00000000 | RW |
| E603 | 1 | PINFLAGSCD ${ }^{[9]}$ | Slave FIFO FLAGC and FLAGD Pin Configuration | FLAGD3 | FLAGD2 | FLAGD1 | FLAGD0 | FLAGC3 | FLAGC2 | FLAGC1 | FLAGC0 | 00000000 | RW |
| E604 | 1 | FIFORESET ${ }^{[9]}$ | Restore FIFOS to default state | NAKALL | 0 | 0 | 0 | EP3 | EP2 | EP1 | EPO | xxxxxxxx | W |
| E605 | 1 | BREAKPT | Breakpoint Control | 0 | 0 | 0 | 0 | BREAK | BPPULSE | BPEN | 0 | 00000000 | rrrrbbbr |
| E606 | 1 | BPADDRH | Breakpoint Address H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | xxxxxxxx | RW |
| E607 | 1 | BPADDRL | Breakpoint Address L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | xxxxxxxx | RW |
| E608 | 1 | UART230 | 230 Kbaud internally generated ref. clock | 0 | 0 | 0 | 0 | 0 | 0 | 230UART1 | 230UART0 | 00000000 | rrrrrbb |
| E609 | 1 | FIFOPINPOLAR ${ }^{[9]}$ | Slave FIFO Interface pins polarity | 0 | 0 | PKTEND | SLOE | SLRD | SLWR | EF | FF | 00000000 | rrbbbbbb |
| E60A | 1 | REVID | Chip Revision | rv7 | rv6 | rv5 | rv4 | rv3 | rv2 | rv1 | rv0 | $\begin{aligned} & \text { RevA } \\ & 00000001 \end{aligned}$ | R |
| E60B | 1 | REVCTL ${ }^{\text {[9] }}$ | Chip Revision Control | 0 | 0 | 0 | 0 | 0 | 0 | dyn_out | enh_pkt | 00000000 | rrrrrrbb |
|  |  | UDMA |  |  |  |  |  |  |  |  |  |  |  |
| E60C | 1 | GPIFHOLDAMOUNT | MSTB Hold Time (for UDMA) | 0 | 0 | 0 | 0 | 0 | 0 | HOLDTIME1 | HOLDTIMEO | 00000000 | rrrrrbb |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | ENDPOINT CONFIGURATION |  |  |  |  |  |  |  |  |  |  |  |
| E610 | 1 | EP1OUTCFG | Endpoint 1-OUT Configuration | VALID | 0 | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 10100000 | brbbrrrr |
| E611 | 1 | EP1INCFG | Endpoint 1-IN Configuration | VALID | 0 | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 10100000 | brbbrrrr |
| E612 | 1 | EP2CFG | Endpoint 2 Configuration | VALID | DIR | TYPE1 | TYPE0 | SIZE | 0 | BUF1 | BUFO | 10100010 | bbbbbrbb |
| E613 | 1 | EP4CFG | Endpoint 4 Configuration | VALID | DIR | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 10100000 | bbbbrrrr |
| E614 | 1 | EP6CFG | Endpoint 6 Configuration | VALID | DIR | TYPE1 | TYPE0 | SIZE | 0 | BUF1 | BUFO | 11100010 | bbbbbrbb |
| E615 | 1 | EP8CFG | Endpoint 8 Configuration | VALID | DIR | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 11100000 | bbbbrrrr |
|  | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E618 | 1 | EP2FIFOCFG ${ }^{19}$ | Endpoint 2 / slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E619 | 1 | EP4FIFOCFG ${ }^{[9]}$ | $\begin{aligned} & \text { Endpoint } 4 \text { / slave FIFO } \\ & \text { configuration } \\ & \hline \end{aligned}$ | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E61A | 1 | EP6FIFOCFG ${ }^{19}$ | Endpoint $6 /$ slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E61B | 1 | EP8FIFOCFG ${ }^{19}$ | Endpoint 8 / slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E61C | 4 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E620 | 1 | EP2AUTOINLENH ${ }^{[9]}$ | Endpoint 2 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | PL10 | PL9 | PL8 | 00000010 | rrrrrbbb |
| E621 | 1 | EP2AUTOINLENL ${ }^{[9]}$ | Endpoint 2 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 | 00000000 | RW |
| E622 | 1 | EP4AUTOINLENH ${ }^{\text {[9] }}$ | Endpoint 4 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | 0 | PL9 | PL8 | 00000010 | rrrrrrbb |
| E623 | 1 | EP4AUTOINLENL ${ }^{[9]}$ | Endpoint 4 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO | 00000000 | RW |
| E624 | 1 | EP6AUTOINLENH ${ }^{\text {[9] }}$ | Endpoint 6 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | PL10 | PL9 | PL8 | 00000010 | rrrrrbbb |
| E625 | 1 | EP6AUTOINLENL ${ }^{[9]}$ | Endpoint 6 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO | 00000000 | RW |
| E626 | 1 | EP8AUTOINLENH ${ }^{[9]}$ | Endpoint 8 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | 0 | PL9 | PL8 | 00000010 | rrrrrrbb |
| E627 | 1 | EP8AUTOINLENL ${ }^{[9]}$ | Endpoint 8 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO | 00000000 | RW |
| E628 | 1 | ECCCFG | ECC Configuration | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ECCM | 00000000 | rrrrrrb |
| E629 | 1 | ECCRESET | ECC Reset | x | x | x | x | x | x | x | x | 00000000 | W |
| E62A | 1 | ECC1B0 | ECC1 Byte 0 Address | LINE15 | LINE14 | LINE13 | LINE12 | LINE11 | LINE10 | LINE9 | LINE8 | 11111111 | R |
| E62B | 1 | ECC1B1 | ECC1 Byte 1 Address | LINE7 | LINE6 | LINE5 | LINE4 | LINE3 | LINE2 | LINE1 | LINEO | 11111111 | R |

## Notes

7. SFRs not part of the standard 8051 architecture.
8. The register can only be reset. It cannot be set.
9. Read and writes to these register may require synchronization delay, see the section "Synchronization Delay" in the EZ-USB TRM.

Table 9. FX1 Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E62C | 1 | ECC1B2 | ECC1 Byte 2 Address | COL5 | COL4 | COL3 | COL2 | COL1 | COLO | LINE17 | LINE16 | 11111111 | R |
| E62D | 1 | ECC2B0 | ECC2 Byte 0 Address | LINE15 | LINE14 | LINE13 | LINE12 | LINE11 | LINE10 | LINE9 | LINE8 | 11111111 | R |
| E62E | 1 | ECC2B1 | ECC2 Byte 1 Address | LINE7 | LINE6 | LINE5 | LINE4 | LINE3 | LINE2 | LINE1 | LINE0 | 11111111 | R |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E62F | 1 | ECC2B2 | ECC2 Byte 2 Address | COL5 | COL4 | COL3 | COL2 | COL1 | COLO | 0 | 0 | 11111111 | R |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E630 | 1 | EP2FIFOPFH ${ }^{19}$ | Endpoint 2 / slave FIFO Programmable Flag HISO Mode | DECIS | PKTSTAT | $\begin{aligned} & \text { IN: PKTS[2] } \\ & \text { OUT:PFC12 } \end{aligned}$ | $\begin{aligned} & \text { IN: PKTS[1] } \\ & \text { OUT:PFC11 } \end{aligned}$ | $\begin{aligned} & \text { IN: PKTS[0] } \\ & \text { OUT:PFC10 } \end{aligned}$ | 0 | PFC9 | PFC8 | 10001000 | bbbbbrbb |
| E630 | 1 | EP2FIFOPFH ${ }^{\text {19 }}$ | Endpoint 2 / slave FIFO Programmable Flag H Non-ISO Mode | DECIS | PKTSTAT | OUT:PFC12 | OUT:PFC11 | OUT:PFC10 | 0 | PFC9 | $\begin{aligned} & \text { IN:PKTS[2] } \\ & \text { OUT:PFCB } \end{aligned}$ | 10001000 | bbbbbrbb |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E631 | 1 | EP2FIFOPFL ${ }^{19}$ | Endpoint 2 / slave FIFO Programmable Flag L | IN:PKTS[1] OUT:PFC7 | $\begin{array}{\|l} \hline \text { IN:PKTS[0] } \\ \text { OUT:PFC6 } \\ \hline \end{array}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E632 | 1 | EP4FIFOPFH ${ }^{19}$ | Endpoint 4 / slave FIFO Programmable Flag HISO Mode | DECIS | PKTSTAT | 0 | $\begin{aligned} & \text { IN: PKTS[1] } \\ & \text { OUT:PFC10 } \end{aligned}$ | $\begin{array}{l\|} \hline \text { IN: PKTS[0] } \\ \text { OUT:PFC9 } \end{array}$ | 0 | 0 | PFC8 | 10001000 | bbrbbrrb |
| E632 | 1 | EP4FIFOPFH ${ }^{[9]}$ | Endpoint 4 / slave FIFO Programmable Flag H Non-ISO Mode | DECIS | PKTSTAT | 0 | OUT:PFC10 | OUT:PFC9 | 0 | 0 | PFC8 | 10001000 | bbrbbrrb |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E633 | 1 | EP4FIFOPFL ${ }^{19}$ | Endpoint 4 / slave FIFO Programmable Flag L | IN: PKTS[1] OUT:PFC7 | $\begin{aligned} & \text { IN: PKTS[0] } \\ & \text { OUT:PFC6 } \\ & \hline \end{aligned}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E634 | 1 | EP6FIFOPFH ${ }^{19}$ | Endpoint 6 / slave FIFO Programmable Flag HISO Mode | DECIS | PKTSTAT | $\begin{aligned} & \text { INPKTS[2] } \\ & \text { OUT:PFC12 } \end{aligned}$ | $\begin{aligned} & \text { IN: PKTS[1] } \\ & \text { OUT:PFC11 } \end{aligned}$ | $\begin{aligned} & \text { IN: PKTS[0] } \\ & \text { OUT:PFC10 } \end{aligned}$ | 0 | PFC9 | PFC8 | 00001000 | bbbbbrbb |
| E634 | 1 | EP6FIFOPFH ${ }^{19}$ | Endpoint 6 / slave FIFO Programmable Flag H Non-ISO Mode | DECIS | PKTSTAT | OUT:PFC12 | OUT:PFC11 | OUT:PFC10 | 0 | PFC9 | $\begin{aligned} & \text { IN:PKTS[2] } \\ & \text { OUT:PFCB } \end{aligned}$ | 00001000 | bbbbbrbb |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E635 | 1 | EP6FIFOPFL ${ }^{19}$ | Endpoint 6 / slave FIFO Programmable Flag L | IN:PKTS[1] OUT:PFC7 | $\begin{array}{\|l\|l\|} \hline \text { IN:PKTS[0] } \\ \text { OUT:PFC6 } \\ \hline \end{array}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E636 | 1 | EP8FIFOPFH ${ }^{19}$ | Endpoint 8 / slave FIFO Programmable Flag HISO Mode | DECIS | PKTSTAT | 0 | $\begin{aligned} & \text { IN: PKTS[1] } \\ & \text { OUT:PFC10 } \end{aligned}$ | $\begin{aligned} & \text { IN: PKTS[0] } \\ & \text { OUT:PFC9 } \end{aligned}$ | 0 | 0 | PFC8 | 00001000 | bbrbbrrb |
| E636 | 1 | EP8FIFOPFH ${ }^{19}$ | Endpoint 8 / slave FIFO Programmable Flag H Non-ISO Mode | DECIS | PKTSTAT | 0 | OUT:PFC10 | OUT:PFC9 | 0 | 0 | PFC8 | 00001000 | bbrbbrrb |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E637 | 1 | $\begin{aligned} & \text { EP8FIFOPFLI9 } \\ & \text { ISO Mode } \\ & \hline \end{aligned}$ | Endpoint 8 / slave FIFO Programmable Flag L | PFC7 | PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| E637 | 1 | $\begin{aligned} & \text { EP8FIFOPFLI9 } \\ & \text { Non-ISO Mode } \end{aligned}$ | Endpoint 8 / slave FIFO Programmable Flag L | IN: PKTS[1] OUT:PFC7 | $\begin{aligned} & \text { IN: PKTS[0] } \\ & \text { OUT:PFC6 } \end{aligned}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
|  | 8 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E640 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E641 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E642 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E643 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E644 | 4 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E648 | 1 | INPKTEND ${ }^{\text {\|9 }}$ | Force IN Packet End | Skip | 0 | 0 | 0 | EP3 | EP2 | EP1 | EP0 | xxxxxxxx | W |
| E649 | 7 | OUTPKTEND ${ }^{\text {[9] }}$ | Force OUT Packet End | Skip | 0 | 0 | 0 | EP3 | EP2 | EP1 | EP0 | xxxxxxxx | W |
|  |  | INTERRUPTS |  |  |  |  |  |  |  |  |  |  |  |
| E650 | 1 | EP2FIFOIE ${ }^{[9]}$ | Endpoint 2 slave FIFO <br> Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E651 | 1 | EP2FIFOIRQ ${ }^{[9,7]}$ | Endpoint 2 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000111 | rrmrrbb |
| E652 | 1 | EP4FIFOIE ${ }^{[9]}$ | Endpoint 4 slave FIFO <br> Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E653 | 1 | EP4FIFOIRQ ${ }^{[9,7]}$ | Endpoint 4 slave FIFO <br> Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000111 | rrmrbbb |
| E654 | 1 | EP6FIFOIE ${ }^{\text {9] }}$ | Endpoint 6 slave FIFO Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E655 | 1 | EP6FIFOIRQ ${ }^{[9,7]}$ | Endpoint 6 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000110 | rrmrrbb |
| E656 | 1 | EP8FIFOIE ${ }^{[9]}$ | Endpoint 8 slave FIFO <br> Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E657 | 1 | EP8FIFOIRQ ${ }^{[9,7]}$ | Endpoint 8 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000110 | rrrrbbb |

Table 9. FX1 Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E658 | 1 | IBNIE | IN-BULK-NAK Interrupt Enable | 0 | 0 | EP8 | EP6 | EP4 | EP2 | EP1 | EP0 | 00000000 | RW |
| E659 | 1 | IBNIRQ ${ }^{[/]}$ | $\begin{array}{\|l\|} \hline \text { IN-BULK-NAK interrupt } \\ \text { Request } \end{array}$ | 0 | 0 | EP8 | EP6 | EP4 | EP2 | EP1 | EP0 | 00xxxxxx | rrbbbbbb |
| E65A | 1 | NAKIE | Endpoint Ping-NAK / IBN Interrupt Enable | EP8 | EP6 | EP4 | EP2 | EP1 | EPO | 0 | IBN | 00000000 | RW |
| E65B | 1 | NAKIRQ ${ }^{[7]}$ | Endpoint Ping-NAK / IBN Interrupt Request | EP8 | EP6 | EP4 | EP2 | EP1 | EP0 | 0 | IBN | xxxxxx0x | bbbbbbrb |
| E65C | 1 | USBIE | USB Int Enables | 0 | EPOACK | 0 | URES | SUSP | SUTOK | SOF | SUDAV | 00000000 | RW |
| E65D | 1 | USBIRQ ${ }^{[7]}$ | USB Interrupt Requests | 0 | EPOACK | 0 | URES | SUSP | SUTOK | SOF | SUDAV | 0xxxxxxx | rbbbbbbb |
| E65E | 1 | EPIE | Endpoint Interrupt Enables | EP8 | EP6 | EP4 | EP2 | EP1OUT | EP1IN | EPOOUT | EPOIN | 00000000 | RW |
| E65F | 1 | EPIRQ ${ }^{[7]}$ | Endpoint Interrupt Requests | EP8 | EP6 | EP4 | EP2 | EP10UT | EP1IN | EPOOUT | EPOIN | 0 | RW |
| E660 | 1 | GPIFIE ${ }^{19}$ | GPIF Interrupt Enable | 0 | 0 | 0 | 0 | 0 | 0 | GPIFWF | GPIFDONE | 00000000 | RW |
| E661 | 1 | GPIFIRQ ${ }^{\text {[9] }}$ | GPIF Interrupt Request | 0 | 0 | 0 | 0 | 0 | 0 | GPIFWF | GPIFDONE | 000000xx | RW |
| E662 | 1 | USBERRIE | USB Error Interrupt Enables | ISOEP8 | ISOEP6 | ISOEP4 | ISOEP2 | 0 | 0 | 0 | ERRLIMIT | 00000000 | RW |
| E663 | 1 | USBERRIRQ[7] | USB Error Interrupt <br> Requests | ISOEP8 | ISOEP6 | ISOEP4 | ISOEP2 | 0 | 0 | 0 | ERRLIMIT | 0000000x | bbbbrrrb |
| E664 | 1 | ERRCNTLIM | USB Error counter and limit | EC3 | EC2 | EC1 | EC0 | LIMIT3 | LIMIT2 | LIMIT1 | LIMITO | xxxx0100 | rrrrbbbb |
| E665 | 1 | CLRERRCNT | Clear Error Counter EC3:0 | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| E666 | 1 | INT2IVEC | Interrupt 2 (USB) Autovector | 0 | 12V4 | 12V3 | 12V2 | 12V1 | 12V0 | 0 | 0 | 00000000 | R |
| E667 | 1 | INT4IVEC | Interrupt 4 (slave FIFO \& GPIF) Autovector | 1 | 0 | 14V3 | 14V2 | 14V1 | 14V0 | 0 | 0 | 10000000 | R |
| E668 | 1 | INTSETUP | Interrupt 2\&4 setup | 0 | 0 | 0 | 0 | AV2EN | 0 | INT4SRC | AV4EN | 00000000 | RW |
| E669 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | INPUT / OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| E670 | 1 | PORTACFG | $\begin{aligned} & \text { I/O PORTA Alternate } \\ & \text { Configuration } \end{aligned}$ | FLAGD | SLCS | 0 | 0 | 0 | 0 | INT1 | INTO | 00000000 | RW |
| E671 | 1 | PORTCCFG | I/O PORTC Alternate Configuration | GPIFA7 | GPIFA6 | GPIFA5 | GPIFA4 | GPIFA3 | GPIFA2 | GPIFA1 | GPIFAO | 00000000 | RW |
| E672 | 1 | PORTECFG | $\begin{aligned} & \text { I/O PORTE Alternate } \\ & \text { Configuration } \end{aligned}$ | GPIFA8 | T2EX | INT6 | RXD1OUT | RXD00UT | T2OUT | T10UT | TOOUT | 00000000 | RW |
| E673 | 4 | XTALINSRC | XTALIN Clock Source | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EXTCLK | 00000000 | rrrrrrb |
| E677 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E678 | 1 | 12CS | $\begin{array}{\|l} \mid 1^{2} \mathrm{C} \text { Bus } \\ \text { Control \& Status } \end{array}$ | START | STOP | LASTRD | ID1 | IDO | BERR | ACK | DONE | 000xx000 | bbbrrrrr |
| E679 | 1 | 12DAT | $\begin{aligned} & 1^{12} \mathrm{C} \text { Bus } \\ & \text { Data } \end{aligned}$ | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 | xxxxxxxx | RW |
| E67A | 1 | I2CTL | $\begin{array}{\|l\|} \hline 1^{2} \mathrm{C} \text { Bus } \\ \text { Control } \end{array}$ | 0 | 0 | 0 | 0 | 0 | 0 | STOPIE | 400KHZ | 00000000 | RW |
| E67B | 1 | XAUTODAT1 | Autoptr1 MOVX access, when APTREN=1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E67C | 1 | XAUTODAT2 | Autoptr2 MOVX access, when APTREN=1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
|  |  | UDMA CRC |  |  |  |  |  |  |  |  |  |  |  |
| E67D | 1 | UDMACRCH ${ }^{(9]}$ | UDMA CRC MSB | CRC15 | CRC14 | CRC13 | CRC12 | CRC11 | CRC10 | CRC9 | CRC8 | 01001010 | RW |
| E67E | 1 | UDMACRCL ${ }^{19}$ | UDMA CRC LSB | CRC7 | CRC6 | CRC5 | CRC4 | CRC3 | CRC2 | CRC1 | CRC0 | 10111010 | RW |
| E67F | 1 | UDMACRC- QUALIFIER | UDMA CRC Qualifier | QENABLE | 0 | 0 | 0 | QSTATE | QSIGNAL2 | QSIGNAL1 | QSIGNALO | 00000000 | brrrbbbb |
|  |  | USB CONTROL |  |  |  |  |  |  |  |  |  |  |  |
| E680 | 1 | USBCS | USB Control \& Status | 0 | 0 | 0 | 0 | DISCON | NOSYNSOF | RENUM | SIGRSUME | $\times 0000000$ | rrrbbbb |
| E681 | 1 | SUSPEND | Put chip into suspend | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| E682 | 1 | WAKEUPCS | Wakeup Control \& Status | WU2 | WU | WU2POL | WUPOL | 0 | DPEN | WU2EN | WUEN | xx000101 | bbbbrbbb |
| E683 | 1 | TOGCTL | Toggle Control | Q | S | R | 1/0 | EP3 | EP2 | EP1 | EPO | x0000000 | rrrbbbbb |
| E684 | 1 | USBFRAMEH | USB Frame count H | 0 | 0 | 0 | 0 | 0 | FC10 | FC9 | FC8 | 00000xxx | R |
| E685 | 1 | USBFRAMEL | USB Frame count L | FC7 | FC6 | FC5 | FC4 | FC3 | FC2 | FC1 | FC0 | xxxxxxxx | R |
| E686 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E687 | 1 | FNADDR | USB Function address | 0 | FA6 | FA5 | FA4 | FA3 | FA2 | FA1 | FAO | 0xxxxxxx | R |
| E688 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | ENDPOINTS |  |  |  |  |  |  |  |  |  |  |  |
| E68A | 1 | EPOBCH ${ }^{\text {(9] }}$ | Endpoint 0 Byte Count H | (BC15) | (BC14) | (BC13) | (BC12) | (BC11) | (BC10) | (BC9) | (BC8) | xxxxxxxx | RW |
| E68B | 1 | EPOBCL ${ }^{[9]}$ | Endpoint 0 Byte Count L | (BC7) | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E68C | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E68D | 1 | EP1OUTBC | $\begin{aligned} & \text { Endpoint } 1 \text { OUT Byte } \\ & \text { Count } \end{aligned}$ | 0 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E68E | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E68F | 1 | EP1INBC | Endpoint 1 IN Byte Count | 0 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E690 | 1 | EP2BCH ${ }^{[9]}$ | Endpoint 2 Byte Count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | xxxxxxxx | RW |

Table 9. FX1 Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E691 | 1 | EP2BCL ${ }^{[9]}$ | Endpoint 2 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E692 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E694 | 1 | EP4BCH ${ }^{\text {(9) }}$ | Endpoint 4 Byte Count H | 0 | 0 | 0 | 0 | 0 | 0 | BC9 | BC8 | xxxxxxxx | RW |
| E695 | 1 | EP4BCL ${ }^{\text {[9] }}$ | Endpoint 4 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E696 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E698 | 1 | EP6BCH ${ }^{\text {9] }}$ | Endpoint 6 Byte Count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | xxxxxxxx | RW |
| E699 | 1 | EP6BCL ${ }^{[9]}$ | Endpoint 6 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E69A | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E69C | 1 | EP8BCH ${ }^{(9]}$ | Endpoint 8 Byte Count H | 0 | 0 | 0 | 0 | 0 | 0 | BC9 | BC8 | xxxxxxxx | RW |
| E69D | 1 | EP8BCL ${ }^{[9]}$ | Endpoint 8 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E69E | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6A0 | 1 | EPOCS | Endpoint 0 Control and Status | HSNAK | 0 | 0 | 0 | 0 | 0 | BUSY | STALL | 10000000 | bbbbbbrb |
| E6A1 | 1 | EP1OUTCS | $\begin{aligned} & \text { Endpoint } 1 \text { OUT Control } \\ & \text { and Status } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | BUSY | STALL | 00000000 | bbbbbbrb |
| E6A2 | 1 | EPIINCS | Endpoint 1 IN Control and Status | 0 | 0 | 0 | 0 | 0 | 0 | BUSY | STALL | 00000000 | bbbbbbrb |
| E6A3 | 1 | EP2CS | Endpoint 2 Control and Status | 0 | NPAK2 | NPAK1 | NPAKO | FULL | EMPTY | 0 | STALL | 00101000 | rrrrrrb |
| E6A4 | 1 | EP4CS | Endpoint 4 Control and Status | 0 | 0 | NPAK1 | NPAKO | FULL | EMPTY | 0 | STALL | 00101000 | rrrrrrb |
| E6A5 | 1 | EP6CS | Endpoint 6 Control and Status | 0 | NPAK2 | NPAK1 | NPAKO | FULL | EMPTY | 0 | STALL | 00000100 | rrrrrrrb |
| E6A6 | 1 | EP8CS | Endpoint 8 Control and Status | 0 | 0 | NPAK1 | NPAK0 | FULL | EMPTY | 0 | STALL | 00000100 | rrrrrrb |
| E6A7 | 1 | EP2FIFOFLGS | $\begin{aligned} & \text { Endpoint } 2 \text { slave FIFO } \\ & \text { Flags } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000010 | R |
| E6A8 | 1 | EP4FIFOFLGS | $\begin{aligned} & \text { Endpoint } 4 \text { slave FIFO } \\ & \text { Flags } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000010 | R |
| E6A9 | 1 | EP6FIFOFLGS | Endpoint 6 slave FIFO Flags | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000110 | R |
| E6AA | 1 | EP8FIFOFLGS | $\begin{aligned} & \text { Endpoint } 8 \text { slave FIFO } \\ & \text { Flags } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000110 | R |
| E6AB | 1 | EP2FIFOBCH | Endpoint 2 slave FIFO total byte count H | 0 | 0 | 0 | BC12 | BC11 | BC10 | BC9 | BC8 | 00000000 | R |
| E6AC | 1 | EP2FIFOBCL | Endpoint 2 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6AD | 1 | EP4FIFOBCH | Endpoint 4 slave FIFO total byte count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000000 | R |
| E6AE | 1 | EP4FIFOBCL | Endpoint 4 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BCO | 00000000 | R |
| E6AF | 1 | EP6FIFOBCH | Endpoint 6 slave FIFO total byte count H | 0 | 0 | 0 | 0 | BC11 | BC10 | BC9 | BC8 | 00000000 | R |
| E6B0 | 1 | EP6FIFOBCL | Endpoint 6 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6B1 | 1 | EP8FIFOBCH | Endpoint 8 slave FIFO total byte count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000000 | R |
| E6B2 | 1 | EP8FIFOBCL | Endpoint 8 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6B3 | 1 | SUDPTRH | Setup Data Pointer high address byte | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | xxxxxxxx | RW |
| E6B4 | 1 | SUDPTRL | Setup Data Pointer low ad- dress byte | A7 | A6 | A5 | A4 | A3 | A2 | A1 | 0 | xxxxxxx0 | bbbbbbbr |
| E6B5 | 1 | SUDPTRCTL | Setup Data Pointer Auto Mode | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SDPAUTO | 00000001 | RW |
|  | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6B8 | 8 | SETUPDAT | 8 bytes of setup data | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | R |
|  |  |  | SETUPDAT[0] = bmRequestType |  |  |  |  |  |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { SETUPDAT[1] = } \\ & \text { bmRequest } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  |  |  | SETUPDAT[2:3] = wValue |  |  |  |  |  |  |  |  |  |  |
|  |  |  | SETUPDAT[4:5] = wIndex |  |  |  |  |  |  |  |  |  |  |
|  |  |  | $\underset{\text { SETUPDAT[6:7] }}{\text { wLength }}$ = wLength |  |  |  |  |  |  |  |  |  |  |
|  |  | GPIF |  |  |  |  |  |  |  |  |  |  |  |
| E6C0 | 1 | GPIFWFSELECT | Waveform Selector | SINGLEWR1 | SINGLEWRO | SINGLERD1 | SINGLERDO | FIFOWR1 | FIFOWR0 | FIFORD1 | FIFORD0 | 11100100 | RW |
| E6C1 | 1 | GPIFIDLECS | GPIF Done, GPIF IDLE drive mode | DONE | 0 | 0 | 0 | 0 | 0 | 0 | IDLEDRV | 10000000 | RW |
| E6C2 | 1 | GPIFIDLECTL | Inactive Bus, CTL states | 0 | 0 | CTL5 | CTL4 | CTL3 | CTL2 | CTL1 | CTLO | 11111111 | RW |
| E6C3 | 1 | GPIFCTLCFG | CTL Drive Type | TRICTL | 0 | CTL5 | CTL4 | CTL3 | CTL2 | CTL1 | CTLO | 00000000 | RW |
| E6C4 | 1 | GPIFADRH ${ }^{\text {9] }}$ | GPIF Address H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | GPIFA8 | 00000000 | RW |
| E6C5 | 1 | GPIFADRL ${ }^{19}$ | GPIF Address L | GPIFA7 | GPIFA6 | GPIFA5 | GPIFA4 | GPIFA3 | GPIFA2 | GPIFA1 | GPIFAO | 00000000 | RW |
|  |  | FLOWSTATE |  |  |  |  |  |  |  |  |  |  |  |
| E6C6 | 1 | FLOWSTATE | Flowstate Enable and Selector | FSE | 0 | 0 | 0 | 0 | FS2 | FS1 | FSO | 00000000 | brrrrbbb |

Table 9. FX1 Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E6C7 | 1 | FLOWLOGIC | Flowstate Logic | LFUNC1 | LFUNC0 | TERMA2 | TERMA1 | TERMAO | TERMB2 | TERMB1 | TERMB0 | 00000000 | RW |
| E6C8 | 1 | FLOWEQOCTL | CTL-Pin States in Flowstate (when Logic $=0$ ) | CTLOE3 | CTLOE2 | $\begin{aligned} & \text { CTLOE1/ } \\ & \text { CTL5 } \end{aligned}$ | $\begin{aligned} & \text { CTLOEO/ } \\ & \text { CTL4 } \end{aligned}$ | CTL3 | CTL2 | CTL1 | CTLO | 00000000 | RW |
| E6C9 | 1 | FLOWEQ1CTL | CTL-Pin States in Flowstate $($ when Logic $=1)$ | CTLOE3 | CTLOE2 | $\begin{aligned} & \text { CTLOE1/ } \\ & \text { CTL5 } \end{aligned}$ | $\begin{aligned} & \text { CTLOEO/ } \\ & \text { CTL4 } \end{aligned}$ | CTL3 | CTL2 | CTL1 | CTLO | 00000000 | RW |
| E6CA | 1 | FLOWHOLDOFF | Holdoff Configuration | HOPERIOD3 | HOPERIOD2 | HOPERIOD1 | HOPERIOD | HOSTATE | HOCTL2 | HOCTL1 | HOCTLO | 00000000 | RW |
| E6CB | 1 | FLOWSTB | Flowstate Strobe Configuration | SLAVE | RDYASYNC | CTLTOGL | SUSTAIN | 0 | MSTB2 | MSTB1 | MSTB0 | 00100000 | RW |
| E6CC | 1 | FLOWSTBEDGE | Flowstate Rising/Falling Edge Configuration | 0 | 0 | 0 | 0 | 0 | 0 | FALLING | RISING | 00000001 | rrrrrrbb |
| E6CD | 1 | FLOWSTBPERIOD | Master-Strobe Half-Period | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000010 | RW |
| E6CE | 1 | GPIFTCB3 ${ }^{19}$ | GPIF Transaction Count Byte 3 | TC31 | TC30 | TC29 | TC28 | TC27 | TC26 | TC25 | TC24 | 00000000 | RW |
| E6CF | 1 | GPIFTCB2 ${ }^{[9]}$ | GPIF Transaction Count Byte 2 | TC23 | TC22 | TC21 | TC20 | TC19 | TC18 | TC17 | TC16 | 00000000 | RW |
| E6D0 | 1 | GPIFTCB1 ${ }^{19}$ | GPIF Transaction Count Byte 1 | TC15 | TC14 | TC13 | TC12 | TC11 | TC10 | TC9 | TC8 | 00000000 | RW |
| E6D1 | 1 | GPIFTCB0 ${ }^{[9]}$ | GPIF Transaction Count Byte 0 | TC7 | TC6 | TC5 | TC4 | TC3 | TC2 | TC1 | TC0 | 00000001 | RW |
|  | 2 | reserved |  |  |  |  |  |  |  |  |  | 00000000 | RW |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6D2 | 1 | EP2GPIFFLGSEL ${ }^{[9]}$ | Endpoint 2 GPIF Flag select | 0 | 0 | 0 | 0 | 0 | 0 | FS1 | FSO | 00000000 | RW |
| E6D3 | 1 | EP2GPIFPFSTOP | Endpoint 2 GPIF stop transaction on prog. flag | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FIFO2FLAG | 00000000 | RW |
| E6D4 | 1 | EP2GPIFTRIG ${ }^{[9]}$ | Endpoint 2 GPIF Trigger | x | x | x | x | x | x | x | x | xxxxxxxx | W |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6DA | 1 | EP4GPIFFLGSEL ${ }^{[9]}$ | Endpoint 4 GPIF Flag select | 0 | 0 | 0 | 0 | 0 | 0 | FS1 | FSO | 00000000 | RW |
| E6DB | 1 | EP4GPIFPFSTOP | Endpoint 4 GPIF stop transaction on GPIF Flag | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FIFO4FLAG | 00000000 | RW |
| E6DC | 1 | EP4GPIFTRIG ${ }^{[9]}$ | Endpoint 4 GPIF Trigger | x | x | x | x | x | x | x | x | xxxxxxxx | W |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6E2 | 1 | EP6GPIFFLGSEL ${ }^{[9]}$ | Endpoint 6 GPIF Flag select | 0 | 0 | 0 | 0 | 0 | 0 | FS1 | FSO | 00000000 | RW |
| E6E3 | 1 | EP6GPIFPFSTOP | $\begin{aligned} & \text { Endpoint } 6 \text { GPIF stop } \\ & \text { transaction on prog. flag } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FIFO6FLAG | 00000000 | RW |
| E6E4 | 1 | EP6GPIFTRIG ${ }^{19}$ | Endpoint 6 GPIF Trigger | x | x | x | x | x | x | x | x | xxxxxxxx | W |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6EA | 1 | EP8GPIFFLGSEL ${ }^{[9]}$ | Endpoint 8 GPIF Flag select | 0 | 0 | 0 | 0 | 0 | 0 | FS1 | FSO | 00000000 | RW |
| E6EB | 1 | EP8GPIFPFSTOP | $\begin{aligned} & \text { Endpoint 8 GPIF stop } \\ & \text { transaction on prog. flag } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FIFO8FLAG | 00000000 | RW |
| E6EC | 1 | EP8GPIFTRIG ${ }^{[9]}$ | Endpoint 8 GPIF Trigger | x | x | x | x | x | x | x | x | xxxxxxxx | W |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6F0 | 1 | XGPIFSGLDATH | GPIF Data H <br> (16-bit mode only) | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | xxxxxxxx | RW |
| E6F1 | 1 | XGPIFSGLDATLX | Read/Write GPIF Data L \& trigger transaction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E6F2 | 1 | XGPIFSGLDATLNOX | Read GPIF Data L, no transaction trigger | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | R |
| E6F3 | 1 | GPIFREADYCFG | $\begin{array}{l}\text { Internal RDY, Sync/Async, } \\ \text { RDY pin states }\end{array}$ | INTRDY | SAS | TCXRDY5 | 0 | 0 | 0 | 0 | 0 | 00000000 | bbbrrrrr |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E6F4 | 1 | GPIFREADYSTAT | GPIF Ready Status | 0 | 0 | RDY5 | RDY4 | RDY3 | RDY2 | RDY1 | RDY0 | 00xxxxxx | R |
| E6F5 | 1 | GPIFABORT | Abort GPIF Waveforms | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| E6F6 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | ENDPOINT BUFFER |  |  |  |  |  |  |  |  |  |  |  |
| E740 | 64 | EPOBUF | EPO-IN/-OUT buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E780 | 64 | EP10UTBUF | EP1-OUT buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E7C0 | 64 | EP1INBUF | EP1-IN buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
|  | 2048 | reserved |  |  |  |  |  |  |  |  |  |  | RW |
| F000 | 1023 | EP2FIFOBUF | $\begin{aligned} & \text { 64/1023-byte EP 2 / slave } \\ & \text { FIFO buffer (IN or OUT) } \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| F400 | 64 | EP4FIFOBUF | $\begin{aligned} & 64 \text { byte EP } 4 \text { / slave FIFO } \\ & \text { buffer (IN or OUT) } \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |

Table 9. FX1 Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F600 | 64 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| F800 | 1023 | EP6FIFOBUF | 64/1023-byte EP 6 / slave FIFO buffer (IN or OUT) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO | xxxxxxxx | RW |
| FC00 | 64 | EP8FIFOBUF | $\begin{aligned} & 64 \text { byte EP 8 / slave FIFO } \\ & \text { buffer (IN or OUT) } \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| FE00 | 64 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| xxxx |  | ${ }^{12} \mathrm{C}$ Configuration Byte |  | 0 | DISCON | 0 | 0 | 0 | 0 | 0 | 400KHZ | ${ }_{\text {¢10] }}^{\text {xixxxxx }}$ | n/a |
|  |  | Special Function Registers (SFRs) |  |  |  |  |  |  |  |  |  |  |  |
| 80 | 1 | $1 \mathrm{OA}^{[7]}$ | Port A (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| 81 | 1 | SP | Stack Pointer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000111 | RW |
| 82 | 1 | DPL0 | Data Pointer 0L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | 00000000 | RW |
| 83 | 1 | DPH0 | Data Pointer 0 H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 84 | 1 | DPL1 ${ }^{[7]}$ | Data Pointer 1 L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | 00000000 | RW |
| 85 | 1 | DPH1 ${ }^{[7]}$ | Data Pointer 1 H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 86 | 1 | DPS ${ }^{[/]}$ | Data Pointer 0/1 select | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SEL | 00000000 | RW |
| 87 | 1 | PCON | Power Control | SMOD0 | x | 1 | 1 | x | x | x | IDLE | 00110000 | RW |
| 88 | 1 | TCON | Timer/Counter Control (bit addressable) | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IEO | ITO | 00000000 | RW |
| 89 | 1 | TMOD | Timer/Counter Mode Control | GATE | CT | M1 | M0 | GATE | CT | M1 | M0 | 00000000 | RW |
| 8A | 1 | TLO | Timer 0 reload L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| 8B | 1 | TL1 | Timer 1 reload L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| 8 C | 1 | TH0 | Timer 0 reload H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | 00000000 | RW |
| 8D | 1 | TH1 | Timer 1 reload H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | 00000000 | RW |
| 8 E | 1 | CKCON ${ }^{[7]}$ | Clock Control | x | x | T2M | T1M | TOM | MD2 | MD1 | MD0 | 00000001 | RW |
| 8F | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| 90 | 1 | $\mathrm{IOB}^{[7]}$ | Port B (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| 91 |  |  | External Interrupt Flag(s) | IE5 | IE4 | ${ }^{12} \mathrm{CINT}$ | USBNT | 1 | 0 | 0 | 0 | 00001000 | RW |
| 92 | 1 | MPAGE ${ }^{[7]}$ | Upper Addr Byte of MOVX using @R0 / @R1 | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 93 | 5 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| 98 |  | SCONO | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Serial Port } 0 \text { Control } \\ \text { (bit addressable) } \end{array} \\ \hline \end{array}$ | SMO_0 | SM1_0 | SM2_0 | REN_0 | TB8_0 | RB8_0 | TI_0 | RI_0 | 00000000 | RW |
| 99 | 1 | SBUFO | Serial Port 0 Data Buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| 9A | $1{ }_{1} 1$ | AUTOPTRL1 ${ }^{[7]}$ | Autopointer 1 Address H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 9B |  |  | Autopointer 1 Address L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | 00000000 | RW |
| 9 C | $1{ }^{1}$ | reserved |  |  |  |  |  |  |  |  |  |  |  |
| 9 D |  | AUTOPTRH2 ${ }^{[7]}$ | Autopointer 2 Address H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 9 E | 1 | AUTOPTRL2 ${ }^{[7]}$ | Autopointer 2 Address L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 00000000 | RW |
| 9 F | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| A0 | 1 | $10{ }^{17}$ | Port C (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| A1 | 1 | $\mathrm{INT2CLR}^{\text {[]] }}$ | Interrupt 2 clear | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| A2 | 1 | INT4CLR ${ }^{[7]}$ | Interrupt 4 clear | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| A3 | 5 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| A8 | 1 | IE | Interrupt Enable (bit addressable) | EA | ES1 | ET2 | ESO | ET1 | EX1 | ETO | EXO | 00000000 | RW |
| A9 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| AA | 1 | EP2468STAT ${ }^{\text {[7] }}$ | Endpoint 2,4,6,8 status flags flags | EP8F | EP8E | EP6F | EP6E | EP4F | EP4E | EP2F | EP2E | 01011010 | R |
| AB | 1 | $\text { [7] } \mathrm{F}^{24 F I F O F L G S}$ | Endpoint 2,4 slave FIFO status flags | 0 | EP4PF | EP4EF | EP4FF | 0 | EP2PF | EP2EF | EP2FF | 00100010 | R |
| AC | 1 | 嚴68FIFOFLGS | Endpoint 6,8 slave FIFO status flags | 0 | EP8PF | EP8EF | EP8FF | 0 | EP6PF | EP6EF | EP6FF | 01100110 | R |
| AD | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| AF | 1  <br> 1  <br> 1  | AUTOPTRSETUP[ ${ }^{\text {[] }}$ | Autopointer 1\&2 setup | 0 | 0 | 0 | 0 | 0 | APTR2INC | APTR1INC | APTREN | 00000110 | RW |
| B0 |  | $1 \mathrm{OD}^{[7]}$ | Port D (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| B1 | 1 | $1 \mathrm{OE}{ }^{[7]}$ | Port E (NOT bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| B2 | 1 | OEA ${ }^{[7]}$ | Port A Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B3 | 1 | OEB ${ }^{[7]}$ | Port B Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B4 | 1 | OEC ${ }^{[7]}$ | Port C Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B5 | 1 | OED ${ }^{[7]}$ | Port D Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B6 | 1 | OEE ${ }^{[7]}$ | Port E Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B7 | $1{ }^{1}$ | reserved |  |  |  |  |  |  |  |  |  |  |  |
| B8 | 1 | IP | Interrupt Priority (bit addressable) | 1 | PS1 | PT2 | PSO | PT1 | PX1 | PT0 | PX0 | 10000000 | RW |
| B9 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| BA | 1 | EP01STAT ${ }^{[/]}$ | Endpoint 0\&1 Status | 0 | 0 | 0 | 0 | 0 | EP1INBSY | EP1OUTBS | EPOBSY | 00000000 | R |
| BB | 1 | GPIFTRIG $^{[7]}{ }^{\text {] }}$ | Endpoint 2,4,6,8 GPIF slave FIFO Trigger | DONE | 0 | 0 | 0 | 0 | RW | EP1 | EP0 | 10000xxx | brrrrbbb |

Table 9. FX1 Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BC | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| BD | 1 | GPIFSGLDATH ${ }^{[7]}$ | GPIF Data H (16-bit mode only) | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | xxxxxxxx | RW |
| BE | 1 | GPIFSGLDATLX ${ }^{[7]}$ | GPIF Data L w/ Trigger | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| BF | 1 | $\begin{aligned} & \text { GPIFSGLDAT } \\ & \text { LNOX } \end{aligned}$ | GPIF Data L w/ No Trigger | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | R |
| C0 | 1 | SCON1 ${ }^{[7]}$ | Serial Port 1 Control (bit addressable) | SMO_1 | SM1_1 | SM2_1 | REN_1 | TB8_1 | RB8_1 | TI_1 | RI_1 | 00000000 | RW |
| C1 | 1 | SBUF1 ${ }^{1 / 7}$ | Serial Port 1 Data Buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| C2 | 6 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| C8 | 1 | T2CON | Timer/Counter 2 Control (bit addressable) | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | CT2 | CPRL2 | 00000000 | RW |
| C9 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| CA | 1 | RCAP2L | Capture for Timer 2, au-to-reload, up-counter | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| CB | 1 | RCAP2H | Capture for Timer 2, au-to-reload, up-counter | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| CC | 1 | TL2 | Timer 2 reload L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| CD | 1 | TH2 | Timer 2 reload H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | 00000000 | RW |
| CE | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| D0 | 1 | PSW | Program Status Word (bit addressable) | CY | AC | F0 | RS1 | RSo | OV | F1 | P | 00000000 | RW |
| D1 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| D8 | 1 | EICON ${ }^{[7]}$ | External Interrupt Control | SMOD1 | 1 | ERESI | RESI | INT6 | 0 | 0 | 0 | 01000000 | RW |
| D9 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| EO | 1 | ACC | Accumulator (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| E1 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E8 | 1 | EIE ${ }^{[7]}$ | External Interrupt Enable(s) | 1 | 1 | 1 | EX6 | EX5 | EX4 | $E^{2} \mathrm{C}$ | EUSB | 11100000 | RW |
| E9 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| F0 | 1 | B | B (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| F1 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| F8 | 1 | EIP ${ }^{\text {[/] }}$ | External Interrupt Priority Control | 1 | 1 | 1 | PX6 | PX5 | PX4 | $\mathrm{Pl}^{2} \mathrm{C}$ | PUSB | 11100000 | RW |
| F9 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |

Legend (For the Access column)
$\mathrm{R}=$ all bits read-only
$\mathrm{W}=$ all bits write-only
$r=$ read-only bit
$w=$ write-only bit
b = both read/write bit

[^2]
## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Supplied.... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\qquad$ -0.5 V to +4.0 V
DC Input Voltage to Any Input Pin $\qquad$ $5.25 \mathrm{~V}^{[11]}$
DC Voltage Applied to Outputs in High Z State $\qquad$ -0.5 V to $\mathrm{VCC}+0.5 \mathrm{~V}$
Power Dissipation $\qquad$ 235 mW
Static Discharge Voltage $>2000$ V

Max Output Current, per I/O port................................ 10 mA
Max Output Current, all five I/O ports (128 and 100 pin packages) 50 mA

## Operating Conditions


$\mathrm{T}_{\mathrm{A}}$ (Ambient Temperature Under Bias) +3.15 V to +3.45 V
Ground Voltage. 0 V
Fosc (Oscillator or Crystal Frequency).... $24 \mathrm{MHz} \pm 100 \mathrm{ppm}$ Parallel Resonant

## DC Characteristics

Table 10. DC Characteristics

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage |  | 3.15 | 3.3 | 3.45 | V |
| VCC Ramp Up | 0 to 3.3 V |  | 200 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2 |  | 5.25 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{H}+\mathrm{X}}$ | Crystal input HIGH Voltage |  | 2 |  | 5.25 | V |
| $\mathrm{V}_{\text {IL_ }} \mathrm{X}$ | Crystal input LOW Voltage |  | -0.05 |  | 0.8 | V |
| $\mathrm{I}_{1}$ | Input Leakage Current | $0<\mathrm{V}_{\text {IN }}<\mathrm{VCC}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage HIGH | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\text {OUT }}=-4 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current HIGH |  |  |  | 4 | mA |
| $\mathrm{l}_{\mathrm{OL}}$ | Output Current LOW |  |  |  | 4 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Except D+/D- |  | 3.29 | 10 | pF |
|  |  | D+/D- |  | 12.96 | 15 | pF |
| ISUSP | Suspend Current | Connected |  | . 5 | 1.2 | mA |
|  |  | Disconnected |  | . 3 | 1.0 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | 8051 running, connected to USB |  | 35 | 65 | mA |
| $\mathrm{T}_{\text {RESET }}$ | Reset Time after Valid Power | $\mathrm{VCC} \min =3.0 \mathrm{~V}$ | 5.0 |  |  | ms |
|  | Pin Reset after powered on |  | 200 |  |  | $\mu \mathrm{s}$ |

## USB Transceiver

USB 2.0 compliant in full speed mode.

```
Note
    14. }\mp@subsup{\textrm{t}}{\textrm{ACC2}}{}\mathrm{ and }\mp@subsup{t}{ACC3}{}\mathrm{ are computed from the parameters in Table 12 as follows:
    t
    \mp@subsup{t}{\textrm{ACC}2}{}(48MHz})=3\mp@subsup{}{}{*}\mp@subsup{\textrm{t}}{\textrm{CL}}{}-\mp@subsup{\textrm{t}}{\textrm{AV}}{}-\mp@subsup{\textrm{t}}{\textrm{DSU}}{}=43\textrm{ns
    t
    \mp@subsup{t}{\textrm{ACC}}{}(48MM\textrm{MH})=5\mp@subsup{}{}{\star+}\mp@subsup{\textrm{t}}{\textrm{CL}}{}-\mp@subsup{\textrm{t}}{\textrm{AV}}{}-\mp@subsup{\textrm{t}}{\textrm{DSU}}{}=86\textrm{ns}.
```


## AC Electrical Characteristics

## USB Transceiver

USB 2.0 compliant in full speed mode.
Figure 12. Program Memory Read Timing Diagram


Table 11. Program Memory Read Parameters

| Parameter | Description | Min | Typ | Max | Unit | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CL}}$ | 1/CLKOUT Frequency |  | 20.83 |  | ns | 48 MHz |
|  |  |  | 41.66 |  | ns | 24 MHz |
|  |  |  | 83.2 |  | ns | 12 MHz |
| $\mathrm{t}_{\mathrm{AV}}$ | Delay from Clock to Valid Address | 0 |  | 10.7 | ns |  |
| $\mathrm{t}_{\text {STBL }}$ | Clock to PSEN Low | 0 |  | 8 | ns |  |
| $\mathrm{t}_{\text {STBH }}$ | Clock to PSEN High | 0 |  | 8 | ns |  |
| $\mathrm{t}_{\text {SOEL }}$ | Clock to OE Low |  |  | 11.1 | ns |  |
| $\mathrm{t}_{\text {SCSL }}$ | Clock to CS Low |  |  | 13 | ns |  |
| $\mathrm{t}_{\mathrm{DSU}}$ | Data Setup to Clock | 9.6 |  |  | ns |  |
| $\mathrm{t}_{\text {DH }}$ | Data Hold Time | 0 |  |  | ns |  |

Figure 13. Data Memory Read Timing Diagram


Table 12. Data Memory Read Parameters

| Parameter | Description | Min | Typ | Max | Unit | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CL}}$ | 1/CLKOUT Frequency |  | 20.83 |  | ns | 48 MHz |
|  |  |  | 41.66 |  | ns | 24 MHz |
|  |  |  | 83.2 |  | ns | 12 MHz |
| $\mathrm{t}_{\text {AV }}$ | Delay from Clock to Valid Address |  |  | 10.7 | ns |  |
| $\mathrm{t}_{\text {STBL }}$ | Clock to RD LOW |  |  | 11 | ns |  |
| $\mathrm{t}_{\text {STBH }}$ | Clock to RD HIGH |  |  | 11 | ns |  |
| $\mathrm{t}_{\text {SCSL }}$ | Clock to CS LOW |  |  | 13 | ns |  |
| $\mathrm{t}_{\text {SOEL }}$ | Clock to OE LOW |  |  | 11.1 | ns |  |
| $\mathrm{t}_{\mathrm{DSU}}$ | Data Setup to Clock | 9.6 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  |  | ns |  |

When using the AUTPOPTR1 or AUTOPTR2 to address external memory, the address of AUTOPTR1 is active only when either RD\# or WR\# are active. The address of AUTOPTR2 is active throughout the cycle and meets the above address valid time for which is based on the stretch value.

Figure 14. Data Memory Write Timing Diagram


Table 13. Data Memory Write Parameters

| Parameter | Description | Min | Max | Unit | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {AV }}$ | Delay from Clock to Valid Address | 0 | 10.7 | ns |  |
| $\mathrm{t}_{\text {STBL }}$ | Clock to WR Pulse LOW | 0 | 11.2 | ns |  |
| $\mathrm{t}_{\text {STBH }}$ | Clock to WR Pulse HIGH | 0 | 11.2 | ns |  |
| $\mathrm{t}_{\text {SCSL }}$ | Clock to CS Pulse LOW |  | 13.0 | ns |  |
| $\mathrm{t}_{\text {ON1 }}$ | Clock to Data Turn-on | 0 | 13.1 | ns |  |
| $\mathrm{t}_{\text {OFF1 }}$ | Clock to Data Hold Time | 0 | 13.1 | ns |  |

When using the AUTPOPTR1 or AUTOPTR2 to address external memory, the address of AUTOPTR1 is active only when either RD\# or WR\# are active. The address of AUTOPTR2 is active throughout the cycle and meets the above address valid time for which is based on the stretch value.

[^3]
## PORTC Strobe Feature Timings

The RD\# and WR\# are present in the 100 pin version and the 128 pin package. In these 100 pin and 128 pin versions, an 8051 control bit is set to pulse the RD\# and WR\# pins when the 8051 reads from or writes to the PORTC. This feature is enabled by setting the PORTCSTB bit in CPUCS register.
The RD\# and WR\# strobes are asserted for two CLKOUT cycles when the PORTC is accessed.

The WR\# strobe is asserted two clock cycles after the PORTC is updated and is active for two clock cycles after that as shown in Figure 16.
As for read, the value of the PORTC three clock cycles before the assertion of RD\# is the value that the 8051 reads in. The RD\# is pulsed for 2 clock cycles after 3 clock cycles from the point when the 8051 has performed a read function on PORTC.

In this feature the RD\# signal prompts the external logic to prepare the next data byte. Nothing gets sampled internally on assertion of the RD\# signal itself. It is just a "prefetch" type signal to get the next data byte prepared. Therefore, using it meets the set up time to the next read.
The purpose of this pulsing of RD\# is to let the external peripheral know that the 8051 is done reading PORTC and that the data was latched into the PORTC three CLKOUT cycles prior to asserting the RD\# signal. After the RD\# is pulsed the external logic may update the data on PORTC.
The timing diagram of the read and write strobing function on accessing PORTC follows. Refer to Figure 13 on page 35 and Figure 14 on page 36 for details on propagation delay of RD\# and WR\# signals.

Figure 16. WR\# Strobe Function when PORTC is Accessed by 8051


Figure 17. RD\# Strobe Function when PORTC is Accessed by 8051


## GPIF Synchronous Signals

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 18. GPIF Synchronous Signals Timing Diagram


The following table provides the GPIF Synchronous Signals Parameters with Internally Sourced IFCLK. [15, 16]
Table 14. GPIF Synchronous Signals Parameters with Internally Sourced IFCLK

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 |  | ns |
| $\mathrm{t}_{\text {SRY }}$ | RDY $_{X}$ to Clock Setup Time | 8.9 |  | ns |
| $\mathrm{t}_{\text {RYH }}$ | Clock to RDY |  |  |  |
| $\mathrm{t}_{\text {SGD }}$ | GPIF Data to Clock Setup Time | 0 |  | ns |
| $\mathrm{t}_{\text {DAH }}$ | GPIF Data Hold Time | 9.2 |  | ns |
| $\mathrm{t}_{\text {SGA }}$ | Clock to GPIF Address Propagation Delay | 0 |  | ns |
| $\mathrm{t}_{\text {XGD }}$ | Clock to GPIF Data Output Propagation Delay |  | 7.5 | ns |
| $\mathrm{t}_{\mathrm{XCTL}}$ | Clock to CTL |  |  |  |

The following table provides the GPIF Synchronous Signals Parameters with Externally Sourced IFCLK. ${ }^{[16]}$
Table 15. GPIF Synchronous Signals Parameters with Externally Sourced IFCLK

| Parameter | Description | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SRY }}$ | $\mathrm{RDY}_{\mathrm{X}}$ to Clock Setup Time | 2.9 |  | ns |
| $\mathrm{t}_{\text {RYH }}$ | Clock to RDY ${ }_{\text {X }}$ | 3.7 |  | ns |
| $\mathrm{t}_{\text {SGD }}$ | GPIF Data to Clock Setup Time | 3.2 |  | ns |
| $\mathrm{t}_{\text {DAH }}$ | GPIF Data Hold Time | 4.5 |  | ns |
| $\mathrm{t}_{\text {SGA }}$ | Clock to GPIF Address Propagation Delay |  | 11.5 | ns |
| $t_{\text {XGD }}$ | Clock to GPIF Data Output Propagation Delay |  | 15 | ns |
| $\mathrm{t}_{\text {XCTL }}$ | Clock to $\mathrm{CTL}_{X}$ Output Propagation Delay |  | 10.7 | ns |

## Slave FIFO Synchronous Read

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 19. Slave FIFO Synchronous Read Timing Diagram


The following table provides the Slave FIFO Synchronous Read Parameters with Internally Sourced IFCLK. [16]
Table 16. Slave FIFO Synchronous Read Parameters with Internally Sourced IFCLK

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 |  | ns |
| $\mathrm{t}_{\text {SRD }}$ | SLRD to Clock Setup Time | 18.7 |  | ns |
| $\mathrm{t}_{\text {RDH }}$ | Clock to SLRD Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Turn on to FIFO Data Valid |  | 10.5 | ns |
| $\mathrm{t}_{\text {OEoff }}$ | SLOE Turn off to FIFO Data Hold |  | 10.5 | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Delay |  | 9.5 | ns |
| $\mathrm{t}_{\text {XFD }}$ | Clock to FIFO Data Output Propagation Delay |  | 11 | ns |

The following table provides the Slave FIFO Synchronous Read Parameters with Externally Sourced IFCLK. ${ }^{[16]}$
Table 17. Slave FIFO Synchronous Read Parameters with Externally Sourced IFCLK

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SRD }}$ | SLRD to Clock Setup Time | 12.7 |  | ns |
| $\mathrm{t}_{\text {RDH }}$ | Clock to SLRD Hold Time | 3.7 |  | ns |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Turn on to FIFO Data Valid |  | 10.5 | ns |
| $\mathrm{t}_{\text {OEoff }}$ | SLOE Turn off to FIFO Data Hold |  | 10.5 | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Delay |  | 13.5 | ns |
| $\mathrm{t}_{\text {XFD }}$ | Clock to FIFO Data Output Propagation Delay |  | 15 | ns |

## Slave FIFO Asynchronous Read

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 20. Slave FIFO Asynchronous Read Timing Diagram


In the following table, the Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz .
Table 18. Slave FIFO Asynchronous Read Parameters

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {RDpwl }}$ | SLRD Pulse Width LOW | 50 |  | ns |
| $\mathrm{t}_{\text {RDpwh }}$ | SLRD Pulse Width HIGH | 50 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | SLRD to FLAGS Output Propagation Delay |  | 70 | ns |
| $\mathrm{t}_{\text {XFD }}$ | SLRD to FIFO Data Output Propagation Delay |  | 15 | ns |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Turn-on to FIFO Data Valid |  | 10.5 | ns |
| $\mathrm{t}_{\text {OEoff }}$ | SLOE Turn-off to FIFO Data Hold |  | 10.5 | ns |

## Slave FIFO Synchronous Write

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 21. Slave FIFO Synchronous Write Timing Diagram


The following table provides the Slave FIFO Synchronous Write Parameters with Internally Sourced IFCLK. [16]
Table 19. Slave FIFO Synchronous Write Parameters with Internally Sourced IFCLK

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 |  | ns |
| $\mathrm{t}_{\text {SWR }}$ | SLWR to Clock Setup Time | 18.1 |  | ns |
| $\mathrm{t}_{\text {WRH }}$ | Clock to SLWR Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {SFD }}$ | FIFO Data to Clock Setup Time | 9.2 |  | ns |
| $\mathrm{t}_{\text {FDH }}$ | Clock to FIFO Data Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Time |  | 9.5 | ns |

The following table provides the Slave FIFO Synchronous Write Parameters with Externally Sourced IFCLK. [16]
Table 20. Slave FIFO Synchronous Write Parameters with Externally Sourced IFCLK ${ }^{[16]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SWR }}$ | SLWR to Clock Setup Time | 12.1 |  | ns |
| $\mathrm{t}_{\text {WRH }}$ | Clock to SLWR Hold Time | 3.6 |  | ns |
| $\mathrm{t}_{\text {SFD }}$ | FIFO Data to Clock Setup Time | 3.2 |  | ns |
| $\mathrm{t}_{\text {FDH }}$ | Clock to FIFO Data Hold Time | 4.5 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Time |  | 13.5 | ns |

## Slave FIFO Asynchronous Write

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 22. Slave FIFO Asynchronous Write Timing Diagram


In the following table, the Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz .
Table 21. Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {WRpwl }}$ | SLWR Pulse LOW | 50 |  | ns |
| $\mathrm{t}_{\text {WRpwh }}$ | SLWR Pulse HIGH | 70 |  | ns |
| $\mathrm{t}_{\text {SFD }}$ | SLWR to FIFO DATA Setup Time | 10 |  | ns |
| $\mathrm{t}_{\text {FDH }}$ | FIFO DATA to SLWR Hold Time | 10 |  | ns |
| $\mathrm{t}_{\text {XFD }}$ | SLWR to FLAGS Output Propagation Delay |  | 70 | ns |

## Slave FIFO Synchronous Packet End Strobe

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 23. Slave FIFO Synchronous Packet End Strobe Timing Diagram


The following table provides the Slave FIFO Synchronous Packet End Strobe Parameters with Internally Sourced IFCLK. [16]
Table 22. Slave FIFO Synchronous Packet End Strobe Parameters with Internally Sourced IFCLK

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 |  | ns |
| $\mathrm{t}_{\text {SPE }}$ | PKTEND to Clock Setup Time | 14.6 |  | ns |
| $\mathrm{t}_{\text {PEH }}$ | Clock to PKTEND Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Delay |  | 9.5 | ns |

The following table provides the Slave FIFO Synchronous Packet End Strobe Parameters with Externally Sourced IFCLK. [16]
Table 23. Slave FIFO Synchronous Packet End Strobe Parameters with Externally Sourced IFCLK

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SPE }}$ | PKTEND to Clock Setup Time | 8.6 |  | ns |
| $\mathrm{t}_{\text {PEH }}$ | Clock to PKTEND Hold Time | 2.5 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Delay |  | 13.5 | ns |

There is no specific timing requirement that needs to be met for asserting the PKTEND pin concerning asserting SLWR. PKTEND is asserted with the last data value clocked into the FIFOs or thereafter. The only consideration is that the set up time $\mathrm{t}_{\text {SPE }}$ and the hold time $\mathrm{t}_{\text {PEH }}$ for PKTEND must be met.
Although there are no specific timing requirements for asserting PKTEND in relation to SLWR, there exists a specific case condition that needs attention. When using the PKTEND to commit a one byte or word packet, an additional timing requirement must be met when the FIFO is configured to operate in auto mode and it is necessary to send two packets back to back:

■ A full packet (defined as the number of bytes in the FIFO meeting the level set in the AUTOINLEN register) committed automatically followed by

- A short one byte or word packet committed manually using the PKTEND pin.

In this particular scenario, the developer must assert the PKTEND at least one clock cycle after the rising edge that caused the last byte or word to be clocked into the previous auto committed packet. Figure 24 shows this scenario. $X$ is the value the AUTOINLEN register is set to when the $I N$ endpoint is configured to be in auto mode.
Figure 24 shows a scenario where two packets are being committed. The first packet is committed automatically when the number of bytes in the FIFO reaches $X$ (value set in AUTOINLEN register) and the second one byte or word short packet being committed manually using PKTEND. Note that there is at least one IFCLK cycle timing between asserting PKTEND and clocking of the last byte of the previous packet (causing the packet to be committed automatically). Failing to adhere to this timing results in the FX2 failing to send the one byte or word short packet.

Figure 24. Slave FIFO Synchronous Write Sequence and Timing Diagram


## Slave FIFO Asynchronous Packet End Strobe

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 25. Slave FIFO Asynchronous Packet End Strobe Timing Diagram


In the following table, the Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz .
Table 24. Slave FIFO Asynchronous Packet End Strobe Parameters

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PEpwl }}$ | PKTEND Pulse Width LOW | 50 |  | ns |
| $\mathrm{t}_{\text {PWpwh }}$ | PKTEND Pulse Width HIGH | 50 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | PKTEND to FLAGS Output Propagation Delay |  | 115 | ns |

## Slave FIFO Output Enable

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 26. Slave FIFO Output Enable Timing Diagram


Table 25. Slave FIFO Output Enable Parameters

| Parameter | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Assert to FIFO DATA Output | 10.5 | ns |
| $\mathrm{t}_{\text {OEoff }}$ | SLOE Deassert to FIFO DATA Hold | 10.5 | ns |

## Slave FIFO Address to Flags/Data

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 27. Slave FIFO Address to Flags/Data Timing Diagram


Table 26. Slave FIFO Address to Flags/Data Parameters

| Parameter | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| $t_{\text {XFLG }}$ | FIFOADR[1:0] to FLAGS Output Propagation Delay | 10.7 | ns |
| $t_{\text {XFD }}$ | FIFOADR[1:0] to FIFODATA Output Propagation Delay | 14.3 | ns |

## Slave FIFO Synchronous Address

Figure 28. Slave FIFO Synchronous Address Timing Diagram


The following table provides the Slave FIFO Synchronous Address Parameters. ${ }^{[16]}$
Table 27. Slave FIFO Synchronous Address Parameters

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | Interface Clock Period | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SFA }}$ | FIFOADR[1:0] to Clock Setup Time | 25 |  | ns |
| $\mathrm{t}_{\text {FAH }}$ | Clock to FIFOADR[1:0] Hold Time | 10 |  | ns |

## Slave FIFO Asynchronous Address

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 29. Slave FIFO Asynchronous Address Timing Diagram


In the following table, the Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz .
Table 28. Slave FIFO Asynchronous Address Parameters

| Parameter | Description | Min | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {SFA }}$ | FIFOADR[1:0] to RD/WR/PKTEND Setup Time | 10 | ns |
| $\mathrm{t}_{\text {FAH }}$ | RD/WR/PKTEND to FIFOADR[1:0] Hold Time | 10 | ns |

## Sequence Diagram

## Single and Burst Synchronous Read Example

Figure 30. Slave FIFO Synchronous Read Sequence and Timing Diagram


Figure 31. Slave FIFO Synchronous Sequence of Events Diagram


Figure 30 shows the timing relationship of the SLAVE FIFO signals during a synchronous FIFO read using IFCLK as the synchronizing clock. This diagram illustrates a single read followed by a burst read.

- At $\mathrm{t}=0$ the FIFO address is stable and the signal SLCS is asserted (SLCS may be tied low in some applications).
Note $t_{\text {SFA }}$ has a minimum of 25 ns . This means when IFCLK is running at 48 MHz , the FIFO address setup time is more than one IFCLK cycle.
$\square$ At $\mathrm{t}=1$, SLOE is asserted. SLOE is an output enable only, whose sole function is to drive the data bus. The data that is driven on the bus is the data that the internal FIFO pointer is currently pointing to. In this example it is the first data value in the FIFO.

Note The data is pre-fetched and is driven on the bus when SLOE is asserted.

- At $\mathrm{t}=2$, SLRD is asserted. SLRD must meet the setup time of $t_{\text {SRD }}$ (time from asserting the SLRD signal to the rising edge of the IFCLK) and maintain a minimum hold time of $\mathrm{t}_{\text {RDH }}$ (time from the IFCLK edge to the deassertion of the SLRD signal). If the SLCS signal is used, it must be asserted with SLRD, or before SLRD is asserted (that is, the SLCS and SLRD signals must both be asserted to start a valid read condition).
- The FIFO pointer is updated on the rising edge of the IFCLK, while SLRD is asserted. This starts the propagation of data from the newly addressed location to the data bus. After a propagation delay of $\mathrm{t}_{\text {XFD }}$ (measured from the rising edge of IFCLK) the new data value is present. N is the first data value read from the FIFO. To have data on the FIFO data bus, SLOE MUST also be asserted.
The same sequence of events are shown for a burst read and are marked with the time indicators of $\mathrm{T}=0$ through 5 .

Note For the burst mode, the SLRD and SLOE are left asserted during the entire duration of the read. In the burst read mode, when SLOE is asserted, data indexed by the FIFO pointer is on the data bus. During the first read cycle, on the rising edge of the clock the FIFO pointer is updated and increments to point to address $N+1$. For each subsequent rising edge of IFCLK, while the SLRD is asserted, the FIFO pointer is incremented and the next data value is placed on the data bus.

## Single and Burst Synchronous Write

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 32. Slave FIFO Synchronous Write Sequence and Timing Diagram


Figure 32 shows the timing relationship of the SLAVE FIFO signals during a synchronous write using IFCLK as the synchronizing clock. This diagram illustrates a single write followed by burst write of 3 bytes and committing all 4 bytes as a short packet using the PKTEND pin.

- At $\mathrm{t}=0$ the FIFO address is stable and the signal SLCS is asserted (SLCS may be tied low in some applications).
Note $t_{\text {SFA }}$ has a minimum of 25 ns . This means when IFCLK is running at 48 MHz , the FIFO address setup time is more than one IFCLK cycle.
- At $\mathrm{t}=1$, the external master or peripheral must output the data value onto the data bus with a minimum set up time of $t_{\text {SFD }}$ before the rising edge of IFCLK.
■ At $t=2$, SLWR is asserted. The SLWR must meet the setup time of $\mathrm{t}_{\text {SWR }}$ (time from asserting the SLWR signal to the rising edge of IFCLK) and maintain a minimum hold time of $\mathrm{t}_{\text {WRH }}$ (time from the IFCLK edge to the deassertion of the SLWR signal). If SLCS signal is used, it must be asserted with SLWR or before SLWR is asserted. (that is the SLCS and SLWR signals must both be asserted to start a valid write condition).
$\square$ While the SLWR is asserted, data is written to the FIFO and on the rising edge of the IFCLK, the FIFO pointer is incremented.

The FIFO flag is also updated after a delay of $\mathrm{t}_{\text {XFLG }}$ from the rising edge of the clock.
The same sequence of events are also shown for a burst write and are marked with the time indicators of $\mathrm{T}=0$ through 5 .
Note For the burst mode, SLWR and SLCS are left asserted for the entire duration of writing all the required data values. In this burst write mode, after the SLWR is asserted, the data on the FIFO data bus is written to the FIFO on every rising edge of IFCLK. The FIFO pointer is updated on each rising edge of IFCLK. In Figure 32, after the four bytes are written to the FIFO, SLWR is deasserted. The short 4-byte packet is committed to the host by asserting the PKTEND signal.
There is no specific timing requirement that must be met for asserting the PKTEND signal with regards to asserting the SLWR signal. PKTEND is asserted with the last data value or thereafter. The only consideration is the setup time tsPE and the hold time $t_{\text {PEH }}$ must be met. In the scenario of Figure 32, the number of data values committed includes the last value written to the FIFO. In this example, both the data value and the PKTEND signal are clocked on the same rising edge of IFCLK. PKTEND is asserted in subsequent clock cycles. The FIFOADDR lines must be held constant during the PKTEND assertion.

Although there are no specific timing requirement for asserting PKTEND, there is a specific corner case condition that needs attention while using the PKTEND to commit a one byte or word packet. Additional timing requirements exist when the FIFO is configured to operate in auto mode and it is necessary to send two packets: a full packet (full defined as the number of bytes in the FIFO meeting the level set in AUTOINLEN register) committed automatically followed by a short one byte or word
packet committed manually using the PKTEND pin. In this case, the external master must make sure to assert the PKTEND pin at least one clock cycle after the rising edge that caused the last byte or word to be clocked into the previous auto committed packet (the packet with the number of bytes equal to what is set in the AUTOINLEN register). Refer to Table 20 on page 41 for further details on this timing.

Sequence Diagram of a Single and Burst Asynchronous Read
Figure 33. Slave FIFO Asynchronous Read Sequence and Timing Diagram


Figure 34. Slave FIFO Asynchronous Read Sequence of Events Diagram


Figure 33 shows the timing relationship of the SLAVE FIFO signals during an asynchronous FIFO read. It shows a single read followed by a burst read.

■ At $t=0$ the FIFO address is stable and the SLCS signal is asserted.

- At $t=1$, SLOE is asserted. This results in the data bus being driven. The data that is driven on to the bus is previous data, it data that was in the FIFO from a prior read cycle.

■ At $t=2$, SLRD is asserted. The SLRD must meet the minimum active pulse of $t_{\text {RDpwl }}$ and minimum de-active pulse width of $t_{\text {RDpwh. }}$ If SLCS is used then, SLCS must be in asserted with SLRD or before SLRD is asserted (that is, the SLCS and SLRD signals must both be asserted to start a valid read condition).

The data that drives after asserting SLRD, is the updated data from the FIFO. This data is valid after a propagation delay of $t_{\text {XFD }}$ from the activating edge of SLRD. In Figure 33, data $N$ is the first valid data read from the FIFO. For data to appear on the data bus during the read cycle (that is, SLRD is asserted), SLOE MUST be in an asserted state. SLRD and SLOE can also be tied together.
The same sequence of events is also shown for a burst read marked with $\mathrm{T}=0$ through 5 .
Note In burst read mode, during SLOE is assertion, the data bus is in a driven state and outputs the previous data. After the SLRD is asserted, the data from the FIFO is driven on the data bus (SLOE must also be asserted) and then the FIFO pointer is incremented.

## Sequence Diagram of a Single and Burst Asynchronous Write

In the following figure, dashed lines indicate signals with programmable polarity.
Figure 35. Slave FIFO Asynchronous Write Sequence and Timing Diagram


Figure 35 shows the timing relationship of the SLAVE FIFO write in an asynchronous mode. This diagram shows a single write followed by a burst write of 3 bytes and committing the 4-byte-short packet using PKTEND.

- At $t=0$ the FIFO address is applied, insuring that it meets the setup time of $\mathrm{t}_{\text {SFA }}$. If SLCS is used, it must also be asserted (SLCS may be tied low in some applications).
- At $t=1$ SLWR is asserted. SLWR must meet the minimum active pulse of $t_{\text {WRpwl }}$ and minimum de-active pulse width of ${ }^{t}$ WRpwh. If the SLCS is used, it must be in asserted with SLWR or before SLWR is asserted.
■ At $\mathrm{t}=2$, data must be present on the bus $\mathrm{t}_{\text {SFD }}$ before the deasserting edge of SLWR.
- At $\mathrm{t}=3$, deasserting SLWR causes the data to be written from the data bus to the FIFO and then increments the FIFO pointer.

The FIFO flag is also updated after $\mathrm{t}_{\mathrm{XFLG}}$ from the deasserting edge of SLWR.
The same sequence of events are shown for a burst write and is indicated by the timing marks of $\mathrm{T}=0$ through 5 .
Note In the burst write mode, after SLWR is deasserted, the data is written to the FIFO and then the FIFO pointer is incremented to the next byte in the FIFO. The FIFO pointer is post incremented.
In Figure 35, after the four bytes are written to the FIFO and SLWR is deasserted, the short 4-byte packet is committed to the host using the PKTEND. The external device must be designed to not assert SLWR and the PKTEND signal at the same time. It must be designed to assert the PKTEND after SLWR is deasserted and has met the minimum deasserted pulse width. The FIFOADDR lines are to be held constant during the PKTEND assertion.

## Ordering Information

Table 29. Ordering Information

| Ordering Code | Package Type | RAM Size | \# Prog I/Os | 8051 <br> Address <br> IData Busses |
| :--- | :--- | :---: | :---: | :---: |
| CY7C64713-128AXC | 128 TQFP - Pb-free | 16 K | 40 | $16 / 8$ bit |
| CY7C64713-100AXC | 100 TQFP - Pb-free | 16 K | 40 | - |
| CY7C64713-56PVXC | 56 SSOP - Pb-free | 16 K | 24 | - |
| CY7C64713-56LTXC | 56 QFN - Pb-free | 16 K | 24 | - |
| CY3674 | EZ-USB FX1 Development Kit |  |  |  |

## Ordering Code Definitions



## Package Diagrams

The FX1 is available in four packages:

- 56 Pin SSOP
- 56 Pin QFN

■ 100 Pin TQFP

- 128 Pin TQFP

Figure 36. 56-Pin Shrunk Small Outline Package 056



51-85062-*D

Figure 37. 56-Pin QFN $8 \times 8$ mm LF56A


Figure 38. 56-Pin QFN $8 \times 8$ mm (Sawn Version)


CY7C64713

Figure 39. 100-Pin Thin Plastic Quad Flatpack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) A101
100 Lead Thin Plastic Quad Flatpack $14 \times 20 \times 1.4 \mathrm{~mm}$


NDTE:

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSIDN DDES NDT INCLUDE MDLD PRDTRUSIDN/END FLASH MILD PRDTRUSIDN/END FLASH SHALL NDT EXCEED 0.0098 in ( 0.25 mm ) PER SIDE BODY LENGTH DIMENSIGNS ARE MAX PLASTIC BUDY SIZE INCLUDING MZLD MISMATCH 3. DIMENSIDNS IN MILLIMETERS

Figure 40. 128-Pin Thin Plastic Quad Flatpack $(14 \times 20 \times 1.4 \mathrm{~mm})$ A128
128 Lead Thin Plastic Quad Flatpack $14 \times 20 \times 1.4 \mathrm{~mm}-\mathrm{A} 128$


1. JEDEC STD REF MS-026
2. BCDY LENGTH DIMENSIDN DCES NDT INCLUDE MLLD PRDTRUSIIN/END FLASH

MDLD PRDTRUSIDN/END FLASH SHALL NDT EXCEED 0,0098 in ( $0,25 \mathrm{~mm}$ ) PER SIDE
BZDY LENGTH DIMENSIINS ARE MAX PLASTIC BDDY SIZE INCLUDING MZLD MISMATCH
3. DIMENSIONS IN MILLIMETERS

## Quad Flat Package No Leads (QFN) Package Design Notes

Electrical contact of the part to the Printed Circuit Board (PCB) is made by soldering the leads on the bottom surface of the package to the PCB. As a result, special attention is required to the heat transfer area below the package to provide a good thermal bond to the circuit board. A Copper $(\mathrm{Cu})$ fill is to be designed into the PCB as a thermal pad under the package. Heat is transferred from the FX1 through the device's metal paddle on the bottom side of the package. Heat from here, is conducted to the PCB at the thermal pad. It is then conducted from the thermal pad to the PCB inner ground plane by a $5 \times 5$ array of via. A via is a plated through hole in the PCB with a finished diameter of 13 mil. The QFN's metal die paddle must be soldered to the PCB's thermal pad. Solder mask is placed on the board top side over each via to resist solder flow into the via. The mask on the top side also minimizes outgassing during the solder reflow process.

For further information on this package design please refer to 'Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages'. This can be found on Amkor's website http://www.amkor.com.
The application note provides detailed information on board mounting guidelines, soldering flow, rework process, and so on.
Figure 41 on page 55 displays a cross-sectional area underneath the package. The cross section is of only one via. The solder paste template needs to be designed to allow at least 50\% solder coverage. The thickness of the solder paste template must be 5 mil. It is recommended that 'No Clean' type 3 solder paste is used for mounting the part. Nitrogen purge is recommended during reflow.
Figure 42 on page 55 is a plot of the solder mask pattern and Figure 43 on page 55 displays an X-Ray image of the assembly (darker areas indicate solder).

Figure 41. Cross section of the Area Underneath the QFN Package


Via hole for thermally connecting the QFN to the circuit board ground plane.

This figure only shows the top three layers of the circuit board: Top Solder, PCB Dielectric, and the Ground Plane.

Figure 42. Plot of the Solder Mask (White Area)


Figure 43. X-ray Image of the Assembly


## Acronyms

## Acronyms Used in this Document

| Acronym | Description |
| :---: | :---: |
| ASIC | application specific integrated circuit |
| ATA | advanced technology attachment |
| DID | device identifier |
| DSL | digital service line |
| DSP | digital signal processor |
| ECC | error correction code |
| EEPROM | electrically erasable programmable read only memory |
| EPP | enhanced parallel port |
| FIFO | first in first out |
| GPIF | general programmable interface |
| GPIO | general purpose input output |
| I/O | input output |
| LAN | local area network |
| MPEG | moving picture experts group |
| PCMCIA | personal computer memory card international association |
| PID | product identifier |
| PLL | phase locked loop |
| QFN | quad flat no leads |
| RAM | random access memory |
| SIE | serial interface engine |
| SOF | start of frame |
| SSOP | super small outline package |
| TQFP | thin quad flat pack |
| USARTS | universal serial asynchronous receiver/transmitter |
| USB | universal serial bus |
| UTOPIA | universal test and operations physical-layer interface |
| VFBGA | very fine ball grid array |
| VID | vendor identifier |

## Document Conventions

Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| KHz | kilohertz |
| mA | milliamperes |
| Mbps | megabits per second |
| MBPs | megabytes per second |
| MHz | megahertz |
| uA | microamperes |
| V | volts |

## Document History Page

| Document Title: CY7C64713 EZ-USB FX1 ${ }^{\text {M }}$ USB Microcontroller Full Speed USB Peripheral Controller Document Number: 38-08039 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | 132091 | KKU | 02/10/04 | New Datasheet. |
| *A | 230709 | KKU | SEE ECN | Changed Lead free Marketing part numbers in Table 29 according to spec change in 28-00054. |
| *B | 307474 | BHA | SEE ECN | Changed default PID in Table 2 on page 5. <br> Updated register table. <br> Removed word compatible where associated with I2C. <br> Changed Set-up to Setup. <br> Added Power Dissipation. <br> Changed Vcc from $\pm 10 \%$ to $\pm 5 \%$ <br> Added values for $\mathrm{V}_{\mathrm{IH}} \mathrm{X}, \mathrm{V}_{\mathrm{IL}} \mathrm{X}$ <br> Added values for ICC <br> Added values for ISUSP <br> Removed IUNCONFIGURED from Table 10 on page 33. <br> Changed PKTEND to FLAGS output propagation delay (asynchronous <br> interface) in Table 10-14 from a maximum value of 70 ns to 115 ns . <br> Removed 56 SSOP and added 56 QFN package. <br> Provided additional timing restrictions and requirement regarding the use of <br> PKTEND pin to commit a short one byte/word packet subsequent to committing a packet automatically (when in auto mode). <br> Added part number CY7C64714 ideal for battery powered applications. <br> Changed Supply Voltage in section 8 to read +3.15 V to +3.45 V . <br> Added Min Vcc Ramp Up time ( 0 to 3.3 V ). <br> Removed Preliminary. |
| *C | 392702 | BHA | SEE ECN | Corrected signal name for pin 54 in Figure 10 on page 17. <br> Added information on the AUTOPTR1/AUTOPTR2 address timing with regards to data memory read/write timing diagram. <br> Removed TBD in Table 16 on page 39. <br> Added section "PORTC Strobe Feature Timings" on page 37. |
| *D | 1664787 | $\begin{aligned} & \text { CMCC/ } \\ & \text { JASM } \end{aligned}$ | See ECN | Added the 56 pin SSOP pinout and package information. Delete CY7C64714. |
| *E | 2088446 | JASM | See ECN | Updated package diagrams. |
| *F | 2710327 | DPT | 05/22/2009 | Added 56-Pin QFN ( $8 \times 8 \mathrm{~mm}$ ) package diagram Updated ordering information for CY7C64713-56LTXC part |
| *G | 2765406 | ODC | 09/17/2009 | Added Pb-free for the CY7C64713-56LTXC part in the ordering information table. <br> Updated 56-Pin Sawn QFN package diagram. |
| *H | 2896318 | ODC | 03/18/2010 | Removed obsolete part CY7C64713-56LFXC. Updated all package diagrams. |
| * | 3186891 | ODC | 03/03/2011 | Template updates. Updated package diagrams: 51-85144, 51-85050, 51-85101 |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| cypress.com/go/plc |  |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes

    1. 115-KBaud operation is also possible by programming the 8051 SMODO or SMOD1 bits to a ' 1 ' for UART0 and UART1, respectively.
    2. The $I^{2} C$ bus SCL and SDA pins must be pulled up, even if an EEPROM is not connected. Otherwise this detection method does not work properly
[^1]:    Notes
    4. After the data is downloaded from the host, a 'loader' executes from the internal RAM to transfer downloaded data to the external memory.
    5. This EEPROM has no address pins.

[^2]:    Notes
    10. If no EEPROM is detected by the SIE then the default is 00000000 .
    11. It is recommended to not power I/O when chip power is off.
    12. CLKOUT is shown with positive polarity.
    13. $\mathrm{t}_{\mathrm{ACC}_{1}}$ is computed from the parameters in Table 11 as follows:
    $\mathrm{t}_{\mathrm{ACC}}(24 \mathrm{MHz})=3^{*} \mathrm{t}_{\mathrm{CL}}-\mathrm{t}_{\mathrm{AV}}-\mathrm{t}_{\mathrm{DSU}}=106 \mathrm{~ns}$
    $\mathrm{t}_{\mathrm{ACC}}(48 \mathrm{MHz})=3^{*} \mathrm{t}_{\mathrm{CL}}-\mathrm{t}_{\mathrm{AV}}-\mathrm{t}_{\mathrm{DSU}}=43 \mathrm{~ns}$.

[^3]:    Notes
    
    16. IFCLK must not exceed 48 MHz .

