**LR9193** 



#### 300mA Ultra-low Noise, Ultra-Fast CMOS LDO Regulator

## FEATURES

- Ultra-low Noise for RF Application
- Ultra-Fast Respose in Line/Load Transient
- Quick Start-Up (Typically 50µS)
- <0.01μA Standby Current When Shutdown.
- Low Dropout:220mV@300mA
- Wide Operating Voltage Ranges:2.5V to 5.5V
- TTL-logic-Controlled Shutdown Input
- Low Temperature Coefficient
- Current Limiting Protection
- Thermal Shutdown Protection
- Only 1µF Output Capacitor Required for Stability
- High Power Supply Rejection Ratio
- Custom Voltage Available
- Fast output discharge
- Available in 5-Lead SOT-23 and SC-70 Package

#### **APPLICATIONS**

- Cellular and Smart Phones
- Battery-Powered Equipment
- Laptop, Palmtops, Notebook Computers
- Hand-Held Instruments

### **ORDERING INFORMATION**

LR9193-XX XX




- MP3 Players
- Portable Information Appliances

#### DESCRIPTION

The LR9193 is designed for portable RF and wireless applications with demanding performance and space requirements. The LR9193 performance is optimized for batterypowered systems to deliver ultra low noise and low quiescent current. A noise bypass pin is available for further reduction of output noise. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The LR9193 also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The LR9193 consumes less than 0.01µA in shutdown mode and has fast turnon time less than 50µs. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. Available in the 5-lead of SC-70,SOT-23,packages.

### TYPICAL APPLICATION






## Absolute Maximum Rating (Note 1)

Input Supply Voltage (V <sub>CC</sub> )
EN Input Voltage
Output Voltage
BP Voltage
Output Current

 $\begin{array}{c} -0.3V \text{ to } +6V \\ -0.3V \text{ to } +V_{in} \\ -0.3V \text{ to } Vin +0.3V \\ -0.3V \text{ to } +6V \\ 300\text{mA} \end{array}$ 

125°C
-40°C to 85°C
-65°C to 125°C
300°C

## **Package Information**



#### Thermal Resistance (Note 4):

Package	$\Theta_{JA}$	$\Theta_{JC}$
SOT23-5	250°C/W	130°C/W

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** The LR9193 is guaranteed to meet performance specifications from  $0^{\circ}$ C to  $70^{\circ}$ C. Specifications over the  $-40^{\circ}$ C to  $85^{\circ}$ C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: X:Product Code V:Voltage Code Y:Year M:Month.


Note 4: Thermal Resistance is specified with approximately 1 square of 1 oz copper.



## **Pin Description**

PIN	NAME	FUNCTION
3	EN	Chip Enable(Active High). Note that this pin is high impedance. There should be a pull low $100k\Omega$ resistor connected to GND when the control signal is floating.
4	BP	Reference Noise Bypass.
2	GND	Ground.
5	VOUT	Output Voltage.
1	VIN	Power Input Voltage.

## **Block Diagram**





#### Electrical Characteristics (Note 5)

#### (V<sub>IN</sub>=3.6V, EN=V<sub>IN</sub>, C<sub>IN</sub>=C<sub>OUT</sub>=1uF, C<sub>BP</sub>=22nF, T<sub>A</sub>=25°C, unless otherwise noted.)


Para	meter	Symbol	Conditions	Min	Тур	Max	Unit
Input	Voltage	V <sub>IN</sub>		2.5		5.5	V
Output Voltage		$\Delta V_{OUT}$	V <sub>IN=</sub> 3.6V,	-1		+1	%
Accura	CY(Note 6)		I <sub>OUT</sub> =1mA	-2		+2	70
Curren	nt Limit	I <sub>LIM</sub>	$R_{LOAD}=1\Omega$	400	430		mA
Quiesce	nt Current	I <sub>Q</sub>	$V_{EN}$ >1.2V, $I_{OUT}$ =0mA		90	130	uA
Dramou		V	I <sub>OUT</sub> =200mA, V <sub>OUT</sub> =2.8V		130	180	
Dropout Voltage		V <sub>DROP</sub>	I <sub>OUT</sub> =300mA, V <sub>OUT</sub> =2.8V		210	300	mV
Line Ro	egulation	$\Delta V_{\text{LINE}}$	V <sub>IN</sub> =3.6V to 5.5V I <sub>OUT</sub> =1mA			0.2	%
Load R	egulation	$\Delta V_{LOAD}$	1mA <i<sub>OUT&lt;300mA</i<sub>			0.5	%
Standb	y Current	I <sub>STBY</sub>	V <sub>EN</sub> =GND, Shutdown		0.01	1	uA
EN Input l	Bias Current	I <sub>IBSD</sub>	V <sub>EN</sub> =GND or V <sub>IN</sub>		0	100	nA
EN Input	Logic Low	V <sub>IL</sub>	V <sub>IN</sub> =3V to 5.5V, Shutdown			0.4	V
Threshold	Logic High	$V_{\mathrm{IH}}$	V <sub>IN</sub> =3V to 5.5V, Start up	1.2			V
Power Supply	f=217Hz	PSRR	Cout=1uF,		-72		dB
Rejection Ratio f=10KHz		FSIK	Iout=100mA		-70		UD
Temp	Shutdown erature	T <sub>SD</sub>	Shutdown,Temp increasing		165		°C
	Shutdown teresis	T <sub>SDHY</sub>			30		$^{\circ}\!$

Note 5: 100% production test at +25°C. Specifications over the temperature range are guaranteed by design and characterization. Note 6: This IC includes two kinds of output voltage accuracy versions. A:  $\pm 1\%$ , B:  $\pm 2\%$ .






## **Typical Performance Characteristics**






## **Typical Performance Characteristics**



## **Applications Information**

Like any low-dropout regulator, the external capacitors used with the LR9193 must be carefully selected for regulator performance. stabilitv and Usina а capacitor who se value is >  $1\mu$ Fon the LR9193 input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The LR9193 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance conside ration. Using a ceramic capacitor whose value is at least 1  $\mu$ F with ESR is > 25m  $\Omega$  on the LR9193 output ensures stability. The LR 9193 still works well with output capacitor of other types due to the wide stable ESR range Output capacitor of larger capacitance can



reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the VOUT pin of theLR9193 and returned to a clean analog ground.

#### **Bypass Capacitor and Low Noise**

Connec ting a 22nF between the BP pin and GND pin significantly reduces noise on the regulator output, it is critical that the capacitor connection between the BP pin and GND pin be direct and PCB traces should be as short as possible. There is a relationship between the bypass capacitor value and the LDO regulator turn on time. DC leakage on this pin can affect the LDO regulator output noise and voltage regulation performance.

#### **Enable Function**

The LR 9193 features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.2 volts. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For to protect the system, the LR 9193 have a quick



discharge function. If the enable function is not needed in a specific application, it may be tied to VIN to keep the LDO regulator in a continuously on state.

#### Thermal Considerations

Thermal protection limits power dissipation in LR9193. When the operation junction temperature exceeds 165°C, the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turn on again after the junction temperature cools by 30°C.

For continue operation, do not exceed absolute maximum operation junction temperature 125°C. The power dissipation definition in device is :

 $\mathsf{P}_\mathsf{D} = (\mathsf{V}_\mathsf{IN} - \mathsf{V}_\mathsf{OUT}) \times \mathsf{I}_\mathsf{OUT} + \mathsf{V}_\mathsf{IN} \times \mathsf{I}_\mathsf{Q}$ 

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :

 $\mathsf{P}_{\mathsf{D}}(\max) = \left( \mathsf{T}_{\mathsf{J}}(\max) - \mathsf{T}_{\mathsf{A}} \right) / \theta_{\mathsf{J}\mathsf{A}}$ 

Where  $T_J(max)$  is the maximum operation junction temperature 125°C, TA is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance. For recommended operating conditions specification of LR9193, where  $T_J(max)$  is the maximum junction temperature of the die (125°C) and TA is the maximum ambient temperature. The junction to ambient thermal resistance ( $\theta_{JA}$  is layout dependent) for SOT -23-5 package is 250°C/W, SC-70-5 package is 333°C/W, on standard JEDEC 51-3 thermal test board. The maximum power dissipation at TA= 25° C can be calculated by following

formula :

 $P_D(max) = (125^{\circ}C-25^{\circ}C) / 333 = 300mW$ (SC-70-5)

 $P_D(max) = (125^{\circ}C - 25^{\circ}C) / 250 = 400 \text{mW}$ (SOT-23-5)

The maximum power dissipation depends on operating ambient temperature for fixed  $T_J(max)$  and thermal resistance  $\theta_{JA}$ . It is also useful to calculate the junction of temperature of the LR9193 under a set of specific condtions.In this exmaple let the Input voltage  $V_{IN}$ =3.3V,the output current Io=300mA and the case temperature  $T_A$ =40 °C measured by a thermalcouple during operation. The power dissipation for the Vo=2.8V version of the LR9193 can be calculated as:

P<sub>D</sub>=(3.3V-2.8V)\*300mA+3.6V\*100uA =150mW

And the junction temperature,  $T_J$ , can be calculated as follows:

 $T_J = T_A + P_D^* \theta_{JA} = 40^{\circ}C + 0.15W^*250^{\circ}C/W$ =40^{\circ}C +37.5^{\circ}C = 77.5^{\circ}C < T\_J(max) = 125^{\circ}C

For this operating condition,TJ is lower than the absolute maximum operating junction temperature,125°C, so it is safe to use the LR9193 in this configuration.


#### Layout considerations

To improve ac performance such as PSRR, output noise,and transient response, it is recommended that the PCB be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the GND pin of the device. In addidion, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.



# **Package Description**

SC70-5




Sumbal	<b>Dimensions In Millimeters</b>		Dimensions In Inches	
Symbol	Min	Max	Min	Max
А	0.800	1.100	0.031	0.044
A1	0.000	0.100	0.000	0.004
В	1.150	1.350	0.045	0.054
b	0.150	0.400	0.006	0.016
С	1.800	2.450	0.071	0.096
D	1.800	2.250	0.071	0.089
е	0.650		0.0	026
н	0.080	0.260	0.003	0.010
L	0.210	0.460	0.008	0.018

SC-70-5 Surface Mount Package



SOT23-5



Symbol	Dimensions	Dimensions In Millimeters		s In Inches
Symbol	Min	Max	Min	Max
А	0.889	1.295	0.035	0.051
A1	0.000	0.152	0.000	0.006
В	1.397	1.803	0.055	0.071
b	0.356	0.559	0.014	0.022
с	2.591	2.997	0.102	0.118
D	2.692	3.099	0.106	0.122
е	0.838	1.041	0.033	0.041
н	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

SOT-23-5 Surface Mount Package