INTEGRATED CIRCUITS

DATA SHEET

74F373
Octal transparent latch (3-State)
74F374
Octal D flip-flop (3-State)

Product data Supersedes data of 1994 Dec 05





Latch/flip-flop

74F373/74F374

74F373 Octal transparent latch (3-State) 74F374 Octal D-type flip-flop (3-State)

FEATURES

- 8-bit transparent latch 74F373
- 8-bit positive edge triggered register 74F374
- 3-State outputs glitch free during power-up and power-down
- Common 3-State output register
- Independent register and 3-State buffer operation
- SSOP Type II Package

DESCRIPTION

The 74F373 is an octal transparent latch coupled to eight 3-State output devices. The two sections of the device are controlled independently by enable (E) and output enable ($\overline{\text{OE}}$) control gates.

The data on the D inputs is transferred to the latch outputs when the enable (E) input is HIGH. The latch remains transparent to the data input while E is HIGH, and stores the data that is present one set-up time before the HIGH-to-LOW enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

The active-LOW output enable (\overline{OE}) controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is LOW, latched or transparent data appears at the output.

When $\overline{\text{OE}}$ is HIGH, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

The 74F374 is an 8-bit edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by clock (CP) and output enable (OE) control gates.

The register is fully edge triggered. The state of the D input, one set-up time before the LOW-to-HIGH clock transition is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

The active-LOW output enable (\overline{OE}) controls all eight 3-State buffers independent of the register operation. When \overline{OE} is LOW, the data in the register appears at the outputs. When \overline{OE} is HIGH, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F373	4.5 ns	35 mA

TYPE	TYPICAL f _{max}	TYPICAL SUPPLY CURRENT (TOTAL)
74F374	165 MHz	55 mA

ORDERING INFORMATION

	ORDER CODE	
DESCRIPTION	COMMERCIAL RANGE	PKG DWG #
	V_{CC} = 5 V \pm 10%, T_{amb} = 0 °C to +70 °C	
20-pin plastic DIP	N74F373N, N74F374N	SOT146-1
20-pin plastic SOL	N74F373D, N74F374D	SOT163-1
20-pin plastic SSOP type II	N74F373DB, N74F374DB	SOT339-1

INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH / LOW	LOAD VALUE HIGH/LOW
D0 - D7	Data inputs	1.0 / 1.0	20 μA / 0.6 mA
E (74F373)	Enable input (active-HIGH)	1.0 / 1.0	20 μA / 0.6 mA
ŌĒ	Output enable inputs (active-LOW)	1.0 / 1.0	20 μA / 0.6 mA
CP (74F374) Clock pulse input (active rising edge)		1.0 / 1.0	20 μA / 0.6 mA
Q0 - Q7	3-State outputs	150 / 40	3.0 mA / 24 mA

NOTE: One (1.0) FAST unit load is defined as: 20 µA in the HIGH state and 0.6 mA in the LOW state.


Latch/flip-flop

74F373/74F374


PIN CONFIGURATION - 74F373




PIN CONFIGURATION - 74F374




LOGIC SYMBOL - 74F373




IEC/IEE SYMBOL - 74F374



IEC/IEEE SYMBOL - 74F373




IEC/IEEE SYMBOL - 74F374




Latch/flip-flop

74F373/74F374

LOGIC DIAGRAM FOR 74F373



LOGIC DIAGRAM FOR 74F374



FUNCTION TABLE FOR 74F373

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODE
ŌĒ	E	Dn	REGISTER	Q0 - Q7	OPERATING MODE
L	Н	L	L	L	Enable and read register
L	Н	Н	Н	Н	Enable and read register
L	\downarrow	Ţ	L	L	Lotab and road register
L	\	h	Н	Н	Latch and read register
L	L	Х	NC	NC	Hold
Н	L	Х	NC	Z	Disable cutaute
Н	Н	Dn	Dn	Z	Disable outputs

NOTES:

H = High-voltage level

HIGH state must be present one set-up time before the HIGH-to-LOW enable transition h

L Low-voltage level

LOW state must be present one set-up time before the HIGH-to-LOW enable transition

NC= No change Don't care

High impedance "off" state

X = Z = ↓ = HIGH-to-LOW enable transition

Latch/flip-flop

74F373/74F374

FUNCTION TABLE FOR 74F374

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODE		
ŌĒ	СР	Dn	REGISTER	Q0 – Q7	OFERATING MODE		
L	1	- 1	L	L	Load and read register		
L	1	h	Н	Н	Loau and read register		
L	1	Х	NC	NC	Hold		
Н	1	Х	NC	Z	Disable cutnute		
Н	1	Dn	Dn	Z	Disable outputs		

NOTES:

H = High-voltage level

h = HIGH state must be present one set-up time before the LOW-to-HIGH clock transition

L = Low-voltage level

= LOW state must be present one set-up time before the LOW-to-HIGH clock transition

NC= No change

X = Don't care

↑ = LOW-to-HIGH clock transition ↑ = Not LOW-to-HIGH clock transition

ABSOLUTE MAXIMUM RATINGS

Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	−30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	−0.5 to V _{CC}	V
I _{OUT}	Current applied to output in LOW output state	48	mA
T _{amb}	Operating free air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		UNIT		
	PARAMETER	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	HIGH-level input voltage	2.0	_	_	V
V _{IL}	LOW-level input voltage	1	-	0.8	V
I _{lk}	Input clamp current	_	_	-18	mA
I _{OH}	HIGH-level output current	_	-	-3	mA
I _{OL}	LOW-level output current	_	_	24	mA
T _{amb}	Operating free air temperature range	0	_	+70	°C

Latch/flip-flop

74F373/74F374

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST		UNIT			
STWIBOL	PARAMETER		CONDITIONS ¹		MIN	TYP ²	MAX	UNII
V	HICH level output voltage		V _{CC} = MIN, V _{IL} = MAX,	±10%V _{CC}	2.4			V
V _{OH}	HIGH-level output voltage		$V_{IH} = MIN, I_{OH} = MAX$	±5%V _{CC}	2.7	3.4		V
V	LOW level output valtage		$V_{CC} = MIN, V_{IL} = MAX,$	±10%V _{CC}		0.35	0.50	V
V _{OL}	LOW-level output voltage		$V_{IH} = MIN, I_{OL} = MAX$	±5%V _{CC}		0.35	0.50	V
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	V
I _I	Input current at maximum input voltage		$V_{CC} = MAX, V_I = 7.0 V$			100	μΑ	
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7 V$				20	μΑ
I _{IL}	Low-level input current		$V_{CC} = MAX, V_I = 0.5 V$				-0.6	mA
I _{OZH}	Off-state output current, high-level voltage ap	plied	$V_{CC} = MAX, V_O = 2.7 V$				50	μΑ
I _{OZL}	Off-state output current, low-level voltage app	olied	$V_{CC} = MAX, V_O = 0.5 V$				-50	μΑ
Ios	Short-circuit output current ³		V _{CC} = MAX		-60		-150	mA
Icc	Supply current (total)	74F373	V _{CC} = MAX			35	60	mA
		74F374				57	86	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS

			LIMITS						
SYMBOL PARAMETER		PARAMETER		V ₀	_{mb} = +25 _{CC} = +5.0) pF; R _L :	V	$T_{amb} = 0 ^{\circ}C$ $V_{CC} = +5.0$ $C_{L} = 50 pF;$		UNIT
		_		MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay Dn to Qn		Waveform 3	3.0 2.0	5.3 3.7	7.0 5.0	3.0 2.0	8.0 6.0	ns
t _{PLH} t _{PHL}	Propagation delay E to Qn	74F373	Waveform 2	5.0 3.0	9.0 4.0	11.5 7.0	5.0 3.0	12.0 8.0	ns
t _{PZH}	Output enable time to HIGH or LOW level		Waveform 6 Waveform 7	2.0 2.0	5.0 5.6	11.0 7.5	2.0 2.0	11.5 8.5	ns
t _{PHZ} t _{PLZ}	Output disable time from HIGH or LOW level		Waveform 6 Waveform 7	2.0 2.0	4.5 3.8	6.5 5.0	2.0 2.0	7.0 6.0	ns
f _{max}	Maximum clock frequency		Waveform 1	150	165		140		ns
t _{PLH} t _{PHL}	Propagation delay CP to Qn	74F374	Waveform 1	3.5 3.5	5.0 5.0	7.5 7.5	3.0 3.0	8.5 8.5	ns
t _{PZH} t _{PZL}	Output enable time to HIGH or LOW level		Waveform 6 Waveform 7	2.0 2.0	9.0 5.3	11.0 7.5	2.0 2.0	12.0 8.5	ns
t _{PHZ} t _{PLZ}	Output disable time from HIGH or LOW level		Waveform 6 Waveform 7	2.0 2.0	5.3 4.3	6.0 5.5	2.0 2.0	7.0 6.5	ns

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V_{CC} = 5 V, T_{amb} = 25 °C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to the recommended operating conditions for the applicable type. of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Latch/flip-flop

74F373/74F374


AC SET-UP REQUIREMENTS

						LIN	IITS		
SYMBOL	L PARAMETER		TEST CONDITION	\ v ₀	_{mb} = +25 _{CC} = +5.0) pF, R _L :	V	$T_{amb} = 0 ^{\circ}C$ $V_{CC} = +5.0$ $C_{L} = 50 pF$	0 V \pm 10%	UNIT
				MIN	TYP	MAX	MIN	MAX	
t _{su} (H) t _{su} (L)	Set-up time, HIGH or LOW level Dn to E		Waveform 4	0 1.0			0 1.0		ns
t _h (H) t _h (L)	Hold time, HIGH or LOW level Dn to E	74F373	Waveform 4	3.0 3.0			3.0 3.0		ns
t _w (H)	E Pulse width, HIGH]	Waveform 1	3.5			4.0		ns
t _{su} (H) t _{su} (L)	Set-up time, HIGH or LOW level Dn to CP		Waveform 5	2.0 2.0			2.0 2.0		ns
t _h (H) t _h (L)	Hold time, HIGH or LOW level Dn to CP	74F374	Waveform 5	0 0			0		ns
t _w (H) t _w (L)	CP Pulse width, HIGH or LOW		Waveform 5	3.5 4.0			3.5 4.0		ns


AC WAVEFORMS

For all waveforms, $V_M = 1.5 \text{ V}$.


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation delay for clock input to output, clock pulse widths, and maximum clock frequency



Waveform 2. Propagation delay for enable to output and enable pulse width



Waveform 3. Propagation delay for data to output




Waveform 4. Data set-up time and hold times

Latch/flip-flop 74F373/74F374


AC WAVEFORMS (continued)

For all waveforms, $V_M = 1.5 \text{ V}$.

The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 5. Data set-up time and hold times




Waveform 6. 3-State output enable time to HIGH level and output disable time from HIGH level

Qn, Qn VM VM VpLz Vol. +0.3V

Waveform 7. 3-State output enable time to LOW level and output disable time from LOW level


TEST CIRCUIT AND WAVEFORMS



DEFINITIONS:

R_L = Load resistor; see AC electrical characteristics for value.

 $R_{T\,=\,}$ Termination resistance should be equal to Z_{OUT} of pulse generators.



family	INPUT PULSE REQUIREMENTS								
family	amplitude	V_{M}	rep. rate	t _w	t _{TLH}	t _{THL}			
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns			


SF00265

Latch/flip-flop

74F373/74F374

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFEF	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		ISSUE DATE	
SOT146-1		MS-001	SC-603			95-05-24 99-12-27

Latch/flip-flop

74F373/74F374

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	o°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		ISSUE DATE	
SOT163-1	075E04	MS-013				-97-05-22 99-12-27

Latch/flip-flop

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1

74F373/74F374



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	А3	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT339-1		MO-150				-95-02-04 99-12-27	

Latch/flip-flop

74F373/74F374

REVISION HISTORY

Rev	Date	Description
_3	20021120	Product data; third version (9397 750 10758). Supersedes 74F373_374_2 dated 1994 Dec 05 (9397 750 05119).
		Engineering Change Notice 853–0369 29206 (date: 20021115).
		Modifications:
		Corrected ordering information table (from 'N74374DB' to '74F374DB').
		Add SSOP20 (SOT339-1) package outline drawing.
_2	19941205	Product data; second version (9397 750 05119).
		Engineering Change Notice 853–0369 14383 (date: 19941205).

Latch/flip-flop 74F373/74F374

Data sheet status

Level	Data sheet status [1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 11-02

Document order number: 9397 750 10758

Let's make things better.

Philips Semiconductors





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

^[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.