

DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

The LSTTL/MSI SN54/74LS253 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (E $_0$) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- Schottky Process for High Speed
- Multifunction Capability
- Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW) VCC E_{0b} S₀ I_{3b} I_{2b} I_{1b} I_{0b} Z_b 16 15 14 13 12 11 10 9 NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


PIN NAMES LOADING (Note a) HIGH LOW 0.5 U.L. 0.25 U.L. S₀, S₁ Common Select Inputs Multiplexer A Output Enable (Active LOW) Input 0.5 U.L. 0.25 U.L. E_{0a} Multiplexer Inputs 0.5 U.L. 0.25 U.L. $I_{0a}-I_{3a}$ Multiplexer Output (Note b) 65 (25) U.L. 15 (7.5) U.L. z_a Multiplexer B Output Enable (Active LOW) Input 0.5 U.L. 0.25 U.L. E_{0b} Multiplexer Inputs 0.5 U.L. 0.25 U.L. $I_{0b} - I_{3b}$ Multiplexer Output (Note b) 65 (25) U.L. 15 (7.5) U.L. Z_b NOTES:


- a) 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS253

DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


LOW POWER SCHOTTKY





SN54/74LS253

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S_0 , S_1). The 4-input multiplexers have individual Output Enable (E_{0a} , E_{0b}) inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_{a} = \overline{E}_{0a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} \cdot I_{2a} \cdot S_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0})$$

$$Z_{b} = \overline{E}_{0b} \cdot (I_{0b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} \cdot I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0})$$

$$S_{0} \cdot S_{0} \cdot S_{0} \cdot S_{1} \cdot$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

SELECT INPUTS			DATA	INPUTS	6	OUTPUT ENABLE	OUTPUT
s ₀	S ₁	l ₀	l ₁	l ₂	lз	E ₀	Z
Х	Х	Χ	Х	Х	Х	Н	(Z)
L	L	L	X	Χ	Χ	L	L
L	L	Н	X	Χ	Χ	L	Н
Н	L	Х	L	Χ	Χ	L	L
Н	L	Х	Н	Χ	Χ	L	Н
L	Н	Х	Χ	L	Χ	L	L
L	Н	Х	Χ	Н	Χ	L	Н
Н	Н	Х	X	Χ	L	L	L
Н	Н	Χ	Х	Х	Н	L	Н

H = HIGH Level

L = LOW Level

X = Irrelevant

(Z) = High Impedance (off)

Address inputs S_0 and S_1 are common to both sections.

SN54/74LS253

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

	Parameter		Limits						
Symbol			Min	Тур	Max	Unit	Tes	Test Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for		
VIL	input LOW voltage	74			0.8	ľ	All Inputs		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Vou	Output HIGH Voltage	54	2.4	3.4		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH}		
VOH		74	2.4	3.1		V	or V _{IL} per Truth T	āble	
V	Output LOW Voltage	54, 74		0.25	0.4	٧	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$	
VOL		74		0.35	0.5	٧	I _{OL} = 24 mA	per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.7 V$		
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX$, $V_{OUT} = 0.4 V$		
l	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$		
ΊΗ					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
I _{IL}	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$			
los	Short Circuit Current (Note	-30		-130	mA	V _{CC} = MAX			
loo	Power Supply Current				12	mA	$V_{CC} = MAX, V_{E} = 0 V$		
ICC					14	mA	$V_{CC} = MAX, V_{E} = 4.5 V$		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$) See SN54LS251 for Waveforms

		Limits						
Symbol	Parameter		Тур	Max	Unit	Test Conditions		
tPLH tPHL	Propagation Delay, Data to Output		17 13	25 20	ns	Figure 1		
tPLH tPHL	Propagation Delay, Select to Output		30 21	45 32	ns	Figure 1	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$	
^t PZH ^t PZL	Output Enable Time		15 15	28 23	ns	Figures 4, 5		
^t PHZ ^t PLZ	Output Disable Time		27 18	41 27	ns	Figures 3, 5	$C_L = 5.0 \text{ pF},$ $R_L = 667 \Omega$	