

# DM5490/DM7490A, DM7493A Decade and Binary Counters

#### **General Description**

**Connection Diagrams** 

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 90A and divideby-eight for the 93A.

All of these counters have a gated zero reset and the 90A also has gated set-to-nine inputs for use in BCD nine's complement applications.


To use their maximum count length (decade or four-bit binary), the B input is connected to the  $Q_A$  output. The input count pulses are applied to input A and the outputs are as

described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the 90A counters by connecting the  $Q_D$  output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output  $Q_A$ .

#### Features

- Typical power dissipation
  - 90A 145 mW
  - 93A 130 mW

Count frequency 42 MHz



©1995 National Semiconductor Corporation TL/F/6533

RRD-B30M105/Printed in U. S. A.

DM5490/DM7490A, DM7493A Decade and Binary Counters

July 1992

This datasheet has been downloaded from http://www.digchip.com at this page

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54	-55°C to +125°C
DM74	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter			DM5490			DM7490A		
Cymbol			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Volta	ige	2			2			V
VIL	Low Level Input Voltage				0.8			0.8	V
IOH	High Level Output Current				-0.8			-0.8	mA
I <sub>OL</sub>	Low Level Output Current				16			16	mA
fCLK	Clock Frequency (Note 5)	A	0		32	0		32	MHz
		В	0		16	0		16	
t <sub>W</sub>	Pulse Width (Note 5)	А	15			15			
		В	30			30			ns
		Reset	15			15			]
t <sub>REL</sub>	Reset Release Time (Note 5)		25			25			ns
T <sub>A</sub>	Free Air Operating Te	mperature	-55		125	0		70	°C

#### '90A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.4		v	
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max (N$		0.2	0.4	v	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA	
I <sub>IH</sub>	High Level Input Current		А			80	
		V <sub>1</sub> = 2.7V	Reset			40	μΑ
			В			120	
IIL	Low Level Input	Low Level Input V <sub>CC</sub> = Max	А			-3.2	
	Current	$V_{I} = 0.4V$	Reset			-1.6	mA
			В			-4.8	
I <sub>OS</sub>	Short Circuit	V <sub>CC</sub> = Max	DM54	-20		-57	mA
	Output Current	(Note 2)	DM74	- 18		-57	
Icc	Supply Current	V <sub>CC</sub> = Max (Note 3)			29	42	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time.

Note 3: I<sub>CC</sub> is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

Note 4:  $Q_A$  outputs are tested at  $I_{OL}$  = Max plus the limit value of  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability. Note 5:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Parameter Maximum Clock Frequency Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time Low to High Level Output Propagation Delay Time	To (Output)         A to $Q_A$ B to $Q_B$ A to $Q_A$ A to $Q_A$	Min           32           16	15 pF Max	Units
Frequency Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time Low to High Level Output	B to Q <sub>B</sub> A to Q <sub>A</sub>			
Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time Low to High Level Output	A to Q <sub>A</sub>	16		- MHz
Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time Low to High Level Output				
High to Low Level Output Propagation Delay Time Low to High Level Output	A to Q <sub>A</sub>		16	ns
Low to High Level Output			18	ns
Bronggation Doloy Time	A to Q <sub>D</sub>		48	ns
High to Low Level Output	A to Q <sub>D</sub>		50	ns
Propagation Delay Time Low to High Level Output	B to Q <sub>B</sub>		16	ns
Propagation Delay Time High to Low Level Output	B to Q <sub>B</sub>		21	ns
Propagation Delay Time Low to High Level Output	B to Q <sub>C</sub>		32	ns
Propagation Delay Time High to Low Level Output	B to Q <sub>C</sub>		35	ns
Propagation Delay Time Low to High Level Output	B to Q <sub>D</sub>		32	ns
Propagation Delay Time High to Low Level Output	B to Q <sub>D</sub>		35	ns
Propagation Delay Time Low to High Level Output	SET-9 to Q <sub>A</sub> , Q <sub>D</sub>		30	ns
Propagation Delay Time High to Low Level Output	SET-9 to Q <sub>B</sub> , Q <sub>C</sub>		40	ns
Propagation Delay Time High to Low Level Output	SET-0 Any Q		40	ns
	High to Low Level Output         Propagation Delay Time         Low to High Level Output         Propagation Delay Time         High to Low Level Output         Propagation Delay Time         Low to High Level Output         Propagation Delay Time         Low to High Level Output         Propagation Delay Time         High to Low Level Output         Propagation Delay Time         Low to High Level Output         Propagation Delay Time         Low to High Level Output         Propagation Delay Time         High to Low Level Output	High to Low Level Output     B to QB       Propagation Delay Time Low to High Level Output     B to QC       Propagation Delay Time High to Low Level Output     B to QC       Propagation Delay Time Low to High Level Output     B to QD       Propagation Delay Time Low to High Level Output     B to QD       Propagation Delay Time High to Low Level Output     B to QD       Propagation Delay Time High to Low Level Output     B to QD       Propagation Delay Time High to Low Level Output     SET-9 to QA, QD       Propagation Delay Time High to Low Level Output     SET-9 to QB, QC       Propagation Delay Time     SET-9 to QB, QC	High to Low Level Output     B to QB       Propagation Delay Time Low to High Level Output     B to QC       Propagation Delay Time High to Low Level Output     B to QC       Propagation Delay Time Low to High Level Output     B to QD       Propagation Delay Time Low to High Level Output     B to QD       Propagation Delay Time High to Low Level Output     B to QD       Propagation Delay Time High to Low Level Output     B to QD       Propagation Delay Time High to Low Level Output     SET-9 to QA, QD       Propagation Delay Time High to Low Level Output     SET-9 to QB, QC       Propagation Delay Time High to Low Level Output     SET-9 to QB, QC	High to Low Level OutputB to QB21Propagation Delay Time Low to High Level OutputB to QC32Propagation Delay Time High to Low Level OutputB to QC35Propagation Delay Time Low to High Level OutputB to QD32Propagation Delay Time Low to High Level OutputB to QD32Propagation Delay Time High to Low Level OutputB to QD32Propagation Delay Time High to Low Level OutputB to QD35Propagation Delay Time High to Low Level OutputSET-9 to QA, QD30Propagation Delay Time High to Low Level OutputSET-9 to QB, QC40Propagation Delay Time High to Low Level OutputSET-9 to QB, QC40

Symbol	Parameter			DM7493A			
eyniber		Min	Nom	Max	Units		
V <sub>CC</sub>	Supply Voltage	Supply Voltage			5.25	V	
V <sub>IH</sub>	High Level Input Voltage	2			V		
V <sub>IL</sub>	Low Level Input Voltage			0.8	V		
I <sub>OH</sub>	High Level Output Current				-0.8	mA	
I <sub>OL</sub>	Low Level Output Current				16	mA	
fCLK	Clock Frequency (Note 5)	A	0		32	MHz	
		В	0		16		
tw	Pulse Width	A	15			1	
	(Note 5)	В	30			ns	
		Reset	15			1	
t <sub>REL</sub>	Reset Release Time (No	te 5)	25			ns	
TA	Free Air Operating Temp	0		70	°C		

## '93A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 mA$			-1.5	V	
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.4		V	
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max (N$		0.2	0.4	v	
lj	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA	
IIH	High Level Input	High Level Input V <sub>CC</sub> = Max	Reset			40	
	Current	$V_{I} = 2.4V$	А			80	μA
			В			80	
IIL	Low Level Input	V <sub>CC</sub> = Max	Reset			-1.6	
	Current	$V_{I} = 0.4V$	A			-3.2	mA
			В			-3.2	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)		-18		-57	mA
ICC	Supply Current	V <sub>CC</sub> = Max (Note 3)			26	39	mA

Note 1: All typicals are at V<sub>CC</sub> = 5V,  $T_A$  = 25°C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I<sub>CC</sub> is measured with all outputs open, both R0 inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 4:  $Q_A$  outputs are tested at  $I_{OL}$  = Max plus the limit value of  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability. Note 5:  $T_A$  = 25°C and  $V_{CC}$  = 5V.

4

Symbol	Parameter	From (Input) $R_L = 400\Omega$ $C_L = 15 \text{ pF}$		$R_L = 400\Omega$ $C_L = 15 pF$	
Symbol	Falancie	To (Output)	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	A to Q <sub>A</sub> B to Q <sub>B</sub>	32 16		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	A to Q <sub>A</sub>		16	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	A to Q <sub>A</sub>		18	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	A to Q <sub>D</sub>		70	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	A to Q <sub>D</sub>		70	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	B to Q <sub>B</sub>		16	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	B to Q <sub>B</sub>		21	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	B to Q <sub>C</sub>		32	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	B to Q <sub>C</sub>		35	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	B to Q <sub>D</sub>		51	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	B to Q <sub>D</sub>		51	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	SET-0 to Any Q		40	ns

# Function Tables (Note D)

#### 90A BCD Count Sequence (See Note A) Outputs Count $\mathbf{Q}_{\mathbf{D}}$ $\mathbf{Q}_{\mathbf{C}}$ $\mathbf{Q}_{\mathbf{B}}$ $\mathbf{Q}_{\mathbf{A}}$ 0 L L L L L L н 1 L 2 L L Н L L н н 3 4 5 6 7 L н Н Н L L L L H H Н L L L L Н Н 8 н L L L 9 Н L L Н

90A BCD Bi-Quinary (5-2) (See Note B)									
Count Outputs									
	$Q_A$	$Q_D$	QC	QB					
0	L	L	L	L					
1	L	L	L	Н					
2	L	L	н	L					
3	L	L	н	н					
4	L	н	L	L					
5	н	L	L	L					
6	н	L	L	н					
7	н	L	н	L					
8	н	L	н	Н					
9	Н	Н	L	L					

Count Sequence (See Note C) Outputs								
Count	QD	-						
0	L	L	L	L				
1		L	L	н				
2	L	L	н	L				
3	L	L	н	н				
4	L L	н	L	L				
5	L	н	L	н				
6		н	н	L				
7	L L	н	н	Н				
8	н	L	L	L				
9	н	L	L	Н				
10	н	L	н	L				
11	н	L	н	Н				
12	н	н	L	L				
13	н	н	L	н				
14	н	н	н	L				
15	н	н	н	Н				

#### 90A Reset/Count Function Table


	Reset	Inputs		Out	puts			
R0(1)	R0(2)	R9(1)	R9(2)	QD	QC	$Q_B$	$\mathbf{Q}_{\mathbf{A}}$	
н	Н	L	Х	L	L	L	L	
н	н	Х	L	L	L	L	L	
Х	Х	н	Н	н	L	L	н	
Х	L	Х	L	COUNT				
L	Х	L	Х	COUNT				
L	Х	Х	L	COUNT				
Х	L	L	Х		COL	JNT		


93A Reset/Count Function Table									
Reset	Inputs		Out	puts					
R0(1)	R0(2)	QD	Q <sub>C</sub>	QB	Q <sub>A</sub>				
н	Н	L	L	L	L				
L	Х	COUNT							
X	L		CO	UNT					


Note A: Output  $Q_A$  is connected to input B for BCD count. Note B: Output  $Q_D$  is connected to input A for bi-quinary count.


Note C: Output Q<sub>A</sub> is connected to input B.

Note D: H = High Level, L = Low Level, X = Don't Care.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.