## **DATA SHEET**

## **General Description**



The ICS854S54I-01 is a 2:1/1:2 Multiplexer. The 2:1 Multiplexer allows one of two inputs to be selected onto one output pin and the 1:2 MUX switches one input to both outputs. This device may be useful for multiplexing multi-rate Ethernet PHYs which have


100Mbit and 1000Mbit transmit/receive pairs onto an optical SFP module which has a single transmit/receive pair. Another mode allows loop back testing and allows the output of a PHY transmit pair to be routed to the PHY input pair. For examples, please refer to the Application Information section of the data sheet.

The ICS854S54I-01 is optimized for applications requiring very high performance and has a maximum operating frequency of 2.5GHz. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.


### **Features**

- Dual 2:1, 1:2 MUX
- Three LVDS output pairs
- Three differential clock inputs can accept: LVPECL, LVDS, CML
- · Loopback test mode available
- Maximum output frequency: 2.5GHz
- Propagation delay: 600ps (maximum)
- Part-to-part skew: 300ps (maximum)
- Additive phase jitter, RMS: 0.031ps (typical)
- Full 2.5V supply mode
- -40°C to 85°C ambient operating temperature
- · Available in lead-free (RoHS 6) package

## **Block Diagram**



## **Pin Assignment**



### ICS854S54I-01

16-Lead VFQFN 3mm x 3mm x 0.925mm package body K Package Top View

**Table 1. Pin Descriptions** 

| Number | Name      | Т      | уре                 | Description  |
|--------|-----------|--------|---------------------|--|
| 1, 2   | QA0, nQA0 | Output |                     | Differential output pair. LVDS interface levels.   |
| 3, 4   | QA1, nQA1 | Output |                     | Differential output pair. LVDS interface levels.   |
| 5      | INB       | Input  | Pulldown            | Non-inverting differential clock input.  |
| 6      | nINB      | Input  | Pullup/<br>Pulldown | Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.   |
| 7      | SELB      | Input  | Pulldown            | Select pin for QAx outputs. When HIGH, selects same inputs used for QB output. When LOW, selects INB input. LVCMOS/LVTTL interface levels. |
| 8      | GND       | Power  |                     | Power supply ground.   |
| 9      | nINA1     | Input  | Pullup/<br>Pulldown | Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.   |
| 10     | INA1      | Input  | Pulldown            | Non-inverting differential clock input.  |
| 11     | nINA0     | Input  | Pullup/<br>Pulldown | Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.   |
| 12     | INA0      | Input  | Pulldown            | Non-inverting differential clock input.  |
| 13     | $V_{DD}$  | Power  |                     | Power supply pin.  |
| 14     | SELA      | Input  | Pulldown            | Select pin for QB outputs. When HIGH, selects INA1 input. When LOW, selects INA0 input. LVCMOS/LVTTL interface levels.                     |
| 15, 16 | nQB, QB   | Output |                     | Differential output pair. LVDS interface levels.   |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

| Symbol                | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| R <sub>PULLUP</sub>   | Input Pullup Resistor   |                 |         | 37.5    |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor |                 |         | 37.5    |         | kΩ    |

## **Function Tables**

**Table 3. Control Input Function Table** 

| Contro    | I Inputs |                          |
|-----------|----------|--------------------------|
| SELA SELB |          | Mode                     |
| 0         | 0        | LOOP0 selected (default) |
| 1         | 0        | LOOP1 selected           |
| 0         | 1        | Loopback mode: LOOP0     |
| 1         | 1        | Loopback mode: LOOP1     |

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item  | Rating                          |
|---|---------------------------------|
| Supply Voltage, V <sub>DD</sub>                         | 4.6V                            |
| Inputs, V <sub>I</sub>                                  | -0.5V to V <sub>DD</sub> + 0.5V |
| Outputs, I <sub>O</sub> Continuos Current Surge Current | 10mA<br>15mA                    |
| Package Thermal Impedance, $\theta_{JA}$                | 74.7°C/W (0 mps)                |
| Storage Temperature, T <sub>STG</sub>                   | -65°C to 150°C                  |

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD}$  = 2.5V  $\pm$  5%,  $T_A$  = -40°C to 85°C

| Symbol          | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-------------------------|-----------------|---------|---------|---------|-------|
| $V_{DD}$        | Positive Supply Voltage |                 | 2.375   | 2.5     | 2.625   | V     |
| I <sub>DD</sub> | Power Supply Current    |                 |         |         | 82      | mA    |

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

| Symbol          | Parameter          |            | Test Conditions                | Minimum | Typical | Maximum               | Units |
|-----------------|--------------------|------------|--------------------------------|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input High Voltage |            |                                | 1.7     |         | V <sub>DD</sub> + 0.3 | V     |
| V <sub>IL</sub> | Input Low Voltage  |            |                                | 0       |         | 0.7                   | V     |
| I <sub>IH</sub> | Input High Current | SELA, SELB | $V_{DD} = V_{IN} = 2.625V$     |         |         | 150                   | μΑ    |
| I <sub>IL</sub> | Input Low Current  | SELA, SELB | $V_{DD} = 2.625V, V_{IN} = 0V$ | -150    |         |                       | μΑ    |

Table 4C. DC Characteristics,  $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

|                  |                       |                          |      | -40°C |                 | 25°C |     | 85°C            |      |     |          |       |
|------------------|-----------------------|--------------------------|------|-------|-----------------|------|-----|-----------------|------|-----|----------|-------|
| Symbol           | Parameter             |                          | Min  | Тур   | Max             | Min  | Тур | Max             | Min  | Тур | Max      | Units |
| I <sub>IH</sub>  | Input<br>High Current | INAx, INB<br>nINAx, nINB |      |       | 150             |      |     | 150             |      |     | 150      | μΑ    |
|                  | . Input               | INAx, INB                | -10  |       |                 | -10  |     |                 | -10  |     |          | μΑ    |
| IIL              | Low Current           | nINAx, nINB              | -150 |       |                 | -150 |     |                 | -150 |     |          | μΑ    |
| V <sub>PP</sub>  | Peak-to-Peak          | Input Voltage            | 0.15 |       | 1.2             | 0.15 |     | 1.2             | 0.15 |     | 1.2      | V     |
| V <sub>CMR</sub> | Common Mode<br>NOTE 1 | e Input Voltage;         | 1.2  |       | V <sub>DD</sub> | 1.2  |     | V <sub>DD</sub> | 1.2  |     | $V_{DD}$ | V     |

NOTE 1: Common mode input voltage is defined as  $V_{IH.}$ 

Table 4D. LVDS DC Characteristics,  $V_{DD}$  = 2.5V  $\pm$  5%,  $T_A$  = -40°C to 85°C

|                 |                                  | -40°C |      | 25°C  |       | 85°C |       |       |      |       |       |
|-----------------|----------------------------------|-------|------|-------|-------|------|-------|-------|------|-------|-------|
| Symbol          | Parameter                        | Min   | Тур  | Max   | Min   | Тур  | Max   | Min   | Тур  | Max   | Units |
| V <sub>OD</sub> | Differential Output Voltage      | 247   | 350  | 454   | 247   | 350  | 454   | 247   | 350  | 454   | mV    |
| $\Delta V_{OD}$ | V <sub>OD</sub> Magnitude Change |       |      | 60    |       |      | 60    |       |      | 60    | mV    |
| V <sub>OS</sub> | Offset Voltage                   | 1.125 | 1.25 | 1.375 | 1.125 | 1.25 | 1.375 | 1.125 | 1.25 | 1.375 | V     |
| $\Delta V_{OS}$ | V <sub>OS</sub> Magnitude Change |       |      | 50    |       |      | 50    |       |      | 50    | mV    |

NOTE: Refer to Parameter Measurement Information, 2.5V Output Load Test Circuit diagram.

### **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

| Symbol           | Parameter   | Test Conditions  | Minimum | Typical | Maximum | Units |
|------------------|---|--|---------|---------|---------|-------|
| f <sub>OUT</sub> | Output Frequency  |  |         |         | 2.5     | GHz   |
|                  | Proposition Polovy NOTE 1   | INAx to QB or INB to QAx   | 250     |         | 600     | ps    |
| t <sub>PD</sub>  | Propagation Delay; NOTE 1   | INAx to QAx  | 300     |         | 600     | ps    |
| tsk(pp)          | Part-to-Part Skew; NOTE 2, 3  |  |         |         | 300     | ps    |
| fjit             | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | f <sub>OUT</sub> = 622.08MHz,<br>12kHz – 20MHz                               |         | 0.031   |         | ps    |
| $t_R / t_F$      | Output Rise/Fall Time   | 20% to 80%   | 60      |         | 300     | ps    |
| MUX_ISOLATION    | MUX Isolation; NOTE 4   | $f_{\text{OUT}} = 500 \text{MHz output},$<br>$V_{\text{PP}} = 400 \text{mV}$ |         | 65      |         | dB    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at  $\leq$  1.7GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Q, nQ output measured differentially. See MUX Isolation Diagram in Parameter Measurement Information section.

## **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When

the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Offset from Carrier Frequency (Hz)


As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

The source generator "IFR2042 10kHz – 56.4GHz Low Noise Signal Generator as external input to an Agilent 8133A 3GHz Pulse Generator.


## **Parameter Measurement Information**




**LVDS Output Load AC Test Circuit** 




Part-to-Part Skew




**Output Rise/Fall Time** 



**Differential Input Level** 




**MUX** Isolation




**Propagation Delay** 

# **Parameter Measurement Information, continued**



**Differential Output Voltage Setup** 



**Offset Voltage Setup** 

## **Application Information**

### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{DD} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\rm IL}$  cannot be less than -0.3V and  $V_{\rm IH}$  cannot be more than  $V_{\rm DD}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

## **Recommendations for Unused Input and Output Pins**

### Inputs:

#### IN/nIN Inputs

For applications not requiring the use of the differential input, both INx and nINx can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from INx to ground.

#### **LVCMOS Control Pins**

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A  $1 \text{k}\Omega$  resistor can be used.

### **Outputs:**

#### **LVDS Outputs**

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, we recommend that there is no trace attached.

## **Differential Clock Input Interface**

The IN /nIN accepts LVPECL, CML, LVDS and other differential signals. The differential signal must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2D* show interface examples for the IN /nĪN input driven by the most common driver types. The input

Figure 2A. IN/nIN Input Driven by an Open Collector CML Driver




Figure 2C. IN/nIN Input Driven by a 3.3V LVPECL Driver

interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2B. IN/nIN Input Driven by a Built-In Pullup CML Driver




Figure 2D. IN/nIN Input Driven by a 3.3V LVDS Driver

#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

### **LVDS Driver Termination**

A general LVDS interface is shown in Figure 4. Standard termination for LVDS type output structure requires both a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission line environment. In order to avoid any transmission line reflection issues, the  $100\Omega$  resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard

termination schematic as shown in Figure 4 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the input receivers amplitude and common mode input range should be verified for compatibility with the output.




Figure 4. Typical LVDS Driver Termination




Figure 5. Typical Application Diagram for Host Bus Adapter Boards for routing Between Internal and External Connectors




Figure 6. Typical Application Diagram for Hot Swappable Links to Redundant Switch Fabric Cards

### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS854S54I-01. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS854S54I-01 is the sum of the core power plus the power dissipation in the load(s).

The following is the power dissipation for  $V_{DD} = 2.5V + 5\% = 2.625V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 2.625V \* 82mA = 214.5mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.215\text{W} * 74.7^{\circ}\text{C/W} = 101.1^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 16 Lead VFQFN, Forced Convection

| $\theta_{JA}$ by Velocity                   |          |          |          |  |  |  |
|---|----------|----------|----------|--|--|--|
| Meters per Second                           | 0        | 1        | 2.5      |  |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 74.7°C/W | 65.3°C/W | 58.5°C/W |  |  |  |

# **Reliability Information**

## Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 16 Lead VFQFN

| θ <sub>JA</sub> by Velocity  |   |   |     |  |  |  |
|--|---|---|-----|--|--|--|
| Meters per Second  | 0 | 1 | 2.5 |  |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards 74.7°C/W 65.3°C/W 58.5°C/W |   |   |     |  |  |  |


## **Transistor Count**


The transistor count for ICS854S54I-01 is: 329


This device is pin and function compatible and a suggested replacement for ICS85454-01.


# **Package Outline and Package Dimensions**

### Package Outline - K Suffix for 16 Lead VFQFN









There are 3 methods of indicating pin 1 corner at the back of the VFQFN package are:

- 1. Type A: Chamfer on the paddle (near pin 1)
- 2. Type B: Dummy pad between pin 1 and N.
- 3. Type C: Mouse bite on the paddle (near pin 1)

**Table 8. Package Dimensions** 

| JEDEC Variation: VEED-2/-4 All Dimensions in Millimeters |            |         |  |  |  |  |
|--|------------|---------|--|--|--|--|
| Symbol   | Minimum    | Maximum |  |  |  |  |
| N  | 1          | 6       |  |  |  |  |
| Α  | 0.80       | 1.00    |  |  |  |  |
| A1   | 0          | 0.05    |  |  |  |  |
| A3   | 0.25       | Ref.    |  |  |  |  |
| b  | 0.18       | 0.30    |  |  |  |  |
| N <sub>D</sub> & N <sub>E</sub>                          | 4          | 4       |  |  |  |  |
| D & E  | 3.00       | Basic   |  |  |  |  |
| D2 & E2  | 1.00 1.80  |         |  |  |  |  |
| е  | 0.50 Basic |         |  |  |  |  |
| L  | 0.30       | 0.50    |  |  |  |  |

Reference Document: JEDEC Publication 95, MO-220

## **Ordering Information**

## **Table 9. Ordering Information**

| Part/Order Number | Marking | Package                   | Shipping Packaging | Temperature   |
|-------------------|---------|---------------------------|--------------------|---------------|
| 854S54AKI-01LF    | 4A01    | "Lead-Free" 16 Lead VFQFN | Tube               | -40°C to 85°C |
| 854S54AKI-01LFT   | 4A01    | "Lead-Free" 16 Lead VFQFN | 2500 Tape & Reel   | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.



6024 Silver Creek Valley Road San Jose, California 95138 **Sales** 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT Technical Support netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2010. All rights reserved.