

80C196KB10/83C196KB10/80C196KB12/83C196KB12 COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

83C196KB — 8 Kbytes of Factory Mask-Programmed ROM
80C196KB — ROMless

- 8 Kbytes of On-Chip ROM Available
- 232 Byte Register File
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- 2.3 μ s 16 x 16 Multiply (12 MHz)
- 4.0 μ s 32/16 Divide (12 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Extended Temperature Available
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- Pulse-Width-Modulated Output
- Four 16-Bit Software Timers
- 10-Bit A/D Converter with Sample/Hold
- $\overline{\text{HOLD}}/\overline{\text{HLDA}}$ Bus Protocol
- 10 MHz and 12 MHz Available
- Extended Burn-In Available

The 80C196KB 16-bit microcontroller is a high performance member of the MCS® 96 microcontroller family. The 80C196KB is compatible with the 8096BH and uses a true superset of the 8096BH instructions. Intel's CHMOS process provides a high performance processor along with low power consumption. To further reduce power requirements, the processor can be placed into Idle or Powerdown Mode.

The 80C196KB has a 232-byte register file and an optional 8 Kbyte of on-chip ROM. Bit, byte, word and some 32-bit operations are available on the 80C196KB. With a 12 MHz oscillator a 16-bit addition takes 0.66 μ s, and the instruction times average 0.5 μ s to 1.5 μ s in typical applications.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter. Also provided on-chip are an A/D converter, serial port, watchdog timer and a pulse-width-modulated output signal.

The 80C196KB10 and 83C196KB10 have a maximum guaranteed frequency of 10 MHz. The 80C196KB12 and 83C196KB12 have a maximum guaranteed frequency of 12 MHz. All references to the 80C196KB also refer to the 80C196KB10, 83C196KB10, 80C196KB12 and 83C196KB12 unless otherwise noted.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. With the extended burn-in option, the burn-in is dynamic for a minimum time of 160 hours at 125°C with $V_{CC} = 5.5V \pm 0.5V$, following the guidelines in MIL-STD-883, Method 1015. The specifications which are different for the extended temperature and extended burn-in devices are listed in this data sheet. Otherwise, the commercial specifications apply for both.




Figure 1. 80C196KB Block Diagram

EXTERNAL MEMORY OR I/O	0FFFFH
INTERNAL ROM/EPROM OR EXTERNAL MEMORY	4000H
RESERVED	2080H
UPPER 8 INTERRUPT VECTORS	2040H
ROM/EPROM SECURITY KEY	2030H
RESERVED	2020H
CHIP CONFIGURATION BYTE	2019H
RESERVED	2018H
LOWER 8 INTERRUPT VECTORS PLUS 2 SPECIAL INTERRUPTS	2014H
PORT 3 AND PORT 4	2000H
EXTERNAL MEMORY OR I/O	1FFEh
EXTERNAL MEMORY OR I/O	0100H
INTERNAL DATA MEMORY - REGISTER FILE (STACK POINTER, RAM AND SFRS)	
EXTERNAL PROGRAM CODE MEMORY	0000H

Figure 2. Memory Map

PACKAGING

The 80C196KB is available in a 68-pin PLCC package, an 80-pin QFP package and a 68-pin PGA package. Contact your local sales office to determine the exact ordering code for the part desired.

Package Designators: N = 68-pin FLCC, S = 80-pin QFP and A = 68-pin PGA.

Prefix Designators: T = extended temperature, L = extended temperature with extended burn-in.

Thermal Characteristics

Package Type	θ_{ja}	θ_{jc}
PGA	28°C/W	3.5°C/W
PLCC	35°C/W	12°C/W
QFP	85°C/W	—

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.

PGA	PLCC	Description	PGA	PLCC	Description	PGA	PLCC	Description
1	9	ACH7/P0.7	24	54	AD6/P3.6	47	31	P1.6/HLD \bar{A}
2	8	ACH6/P0.6	25	53	AD7/P3.7	48	30	P1.5/BREQ
3	7	ACH2/P0.2	26	52	AD8/P4.0	49	29	HSO.1
4	6	ACH0/P0.0	27	51	AD9/P4.1	50	28	HSO.0
5	5	ACH1/P0.1	28	50	AD10/P4.2	51	27	HSO.5/HSI.3
6	4	ACH3/P0.3	29	49	AD11/P4.3	52	26	HSO.4/HSI.2
7	3	NMI	30	48	AD12/P4.4	53	25	HSI.1
8	2	$\bar{E}A$	31	47	AD13/P4.5	54	24	HSI.0
9	1	V _{CC}	32	46	AD14/P4.6	55	23	P1.4
10	68	V _{SS}	33	45	AD15/P4.7	56	22	P1.3
11	67	XTAL1	34	44	T2CLK/P2.3	57	21	P1.2
12	66	XTAL2	35	43	READY	58	20	P1.1
13	65	CLKOUT	36	42	T2RST/P2.4	59	19	P1.0
14	64	BUSWIDTH	37	41	$\bar{B}HE/\bar{W}RH$	60	18	TXD/P2.0
15	63	INST	38	40	$\bar{W}R/\bar{W}RL$	61	17	RXD/P2.1
16	62	ALE/ $\bar{A}DV$	39	39	PWM/P2.5	62	16	RESET
17	61	$\bar{R}D$	40	38	P2.7/T2CAPTURE	63	15	EXTINT/P2.2
18	60	AD0/P3.0	41	37	V _{PP}	64	14	V _{SS} ⁽¹⁾
19	59	AD1/P3.1	42	36	V _{SS}	65	13	V _{REF}
20	58	AD2/P3.2	43	35	HSO.3/SID3	66	12	ANGND
21	57	AD3/P3.3	44	34	HSO.2/SID2	67	11	ACH4/P0.4
22	56	AD4/P3.4	45	33	P2.6/T2UP-DN	68	10	ACH5/P0.5
23	55	AD5/P3.5	46	32	P1.7/ $\bar{H}OLD$			

NOTE:

1. This pin was formerly the Clock Detect Enable pin. This function is not guaranteed to work. This pin must be directly connected to V_{SS}.




Figure 3. 68-Pin Package (Pin Grid Array—Top View)




Figure 4. 68-Pin Package (PLCC—Top View)




Figure 5. 80-Pin Quad Flat Pack (QFP)

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	Digital circuit ground (0V). There are two V _{SS} pins, both of which must be connected.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V _{SS} .
V _{pp}	Timing pin for the return from powerdown circuit. Connect this pin with a 1 μF capacitor to V _{SS} . If this function is not used, connect to V _{CC} . This pin is the programming voltage on the EPROM device.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency. It has a 50% duty cycle.
RESET	Reset input and open-drain output. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time sequence in which the PSW is cleared, a byte read from 2018H loads CCR, and a jump to location 2080H is executed. Input high for normal operation. RESET has an internal pullup.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
\overline{EA}	Input for memory select (External Access). \overline{EA} equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. \overline{EA} equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. \overline{EA} must be tied low for the 80C196KB ROMless device.
ALE/ \overline{ADV}	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is \overline{ADV} , it goes inactive high at the end of the bus cycle. \overline{ADV} can be used as a chip select for external memory. ALE/ \overline{ADV} is activated only during external memory accesses.
\overline{RD}	Read signal output to external memory. \overline{RD} is activated only during external memory reads.
\overline{WR} / \overline{WRL}	Write and Write Low output to external memory, as selected by the CCR. \overline{WR} will go low for every external write, while \overline{WRL} will go low only for external writes where an even byte is being written. \overline{WR} / \overline{WRL} is activated only during external memory writes.
\overline{BHE} / \overline{WRH}	Bus High Enable or Write High output to external memory, as selected by the CCR. $\overline{BHE} = 0$ selects the bank of memory that is connected to the high byte of the data bus. $A0 = 0$ selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-bit wide memory can be to the low byte only ($A0 = 0$, $\overline{BHE} = 1$), to the high byte only ($A0 = 1$, $\overline{BHE} = 0$), or both bytes ($A0 = 0$, $\overline{BHE} = 0$). If the \overline{WRH} function is selected, the pin will go low if the bus cycle is writing to an odd memory location. \overline{BHE} / \overline{WRH} is valid only during 16-bit external memory write cycles.

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit. The HSI pins are also used as the SID in Slave Programming Mode on the EPROM device.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins set the Programming Mode on the EPROM device.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KB.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Available as I/O only on the ROM and EPROM devices.
HOLD	Bus Hold input requesting control of the bus. Enabled by setting WSR.7.
HLDA	Bus Hold acknowledge output indicating release of the bus. Enabled by setting WSR.7.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle. Enabled by setting WSR.7.
TxD	The TxD pin is used for serial port transmission in Modes 1, 2 and 3. The TxD function is enabled by setting IOC1.5. In mode 0 the pin is used as the serial clock output.
RxD	Serial Port Receive pin used for serial port reception. The RxD function is enabled by setting SPCON.3. In mode 0 the pin functions as input or output data.
EXTINT	A rising edge on the EXTINT pin will generate an external interrupt. EXTINT is selected as the external interrupt source by setting IOC1.1 high.
T2CLK	The T2CLK pin is the Timer2 clock input or the serial port baud rate generator input.
T2RST	A rising edge on the T2RST pin will reset Timer2. The external reset function is enabled by setting IOCO.03 T2RST is enabled as the reset source by clearing IOCO.5.
PWM	Port 2.5 can be enabled as a PWM output by setting IOC1.0 The duty cycle of the PWM is determined by the value loaded into the PWM-CONTROL register (17H).
T2UP-DN	The T2UP-DN pin controls the direction of Timer2 as an up or down counter. The Timer2 up/down function is enabled by setting IOC2.1.
T2CAP	A rising edge on P2.7 will capture the value of Timer2 in the T2CAPTURE register (location 0CH in Window 15).



**ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS***

Ambient Temperature
Under Bias -55°C to +125°C
Storage Temperature -65°C to +150°C
Voltage On Any Pin to V_{SS} -0.5V to +7.0V
Power Dissipation⁽¹⁾ 1.5W

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

NOTE:

1. Power Dissipation is based on package heat transfer, not device power consumption.

OPERATING CONDITIONS

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias	0	+70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50	V
F _{OSC}	Oscillator Frequency 12 MHz	3.5	12	MHz
F _{OSC}	Oscillator Frequency 10 MHz	3.5	10	MHz

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Description	Min	Typ ⁽⁷⁾	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.8	V	
V _{IH}	Input High Voltage (Note 1)	0.2 V _{CC} + 0.9		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage on RESET	2.6		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage			0.3 0.45 1.5	V V V	I _{OL} = 200 μA I _{OL} = 3.2 mA I _{OL} = 7 mA
V _{OH}	Output High Voltage (Standard Outputs)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	I _{OH} = -200 μA I _{OH} = -3.2 mA I _{OH} = -7 mA
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	I _{OH} = -10 μA I _{OH} = -30 μA I _{OH} = -60 μA

NOTES:

1. All pins except RESET and XTAL1.
2. Holding these pins below V_{IH} in Reset may cause the part to enter test modes.

DC CHARACTERISTICS (Continued)

Symbol	Description	Min	Typ(?)	Max	Units	Test Conditions
I_{LI}	Input Leakage Current (Std. Inputs)			± 10	μA	$0 < V_{IN} < V_{CC} - 0.3V$
I_{LI1}	Input Leakage Current (Port 0)			+ 3	μA	$0 < V_{IN} < V_{REF}$
I_{TL}	1 to 0 Transition Current (QBD Pins)			-650	μA	$V_{IN} = 2.0V$
I_{IL}	Logical 0 Input Current (QBD Pins)			-50	μA	$V_{IN} = 0.45V$
I_{IL1}	Logical 0 Input Current in Reset (Note 2) (ALE, \overline{RD} , \overline{WR} , BHE, INST, P2.0)			-1.2	mA	$V_{IN} = 0.45 V$
Hyst	Hysteresis on RESET Pin	300			mV	
I_{CC}	Active Mode Current in Reset		40	55	mA	XTAL1 = 12 MHz $V_{CC} = V_{PP} = V_{REF} = 5.5V$
I_{REF}	A/D Converter Reference Current		2	5	mA	
I_{IDLE}	Idle Mode Current		10	22	mA	
I_{CC1}	Active Mode Current		15	22	mA	XTAL1 = 3.5 MHz
I_{PD}	Powerdown Mode Current		5	50	μA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R_{RST}	Reset Pullup Resistor	6K		50K	Ω	
C_S	Pin Capacitance (Any Pin to V_{SS})			10	pF	$F_{TEST} = 1.0 MHz$


NOTES:

(Notes apply to all specifications)

- QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
- Standard Outputs include AD0-15, \overline{RD} , \overline{WR} , ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
- Standard Inputs include HSI pins, CDF, EA, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
- Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below $V_{CC} - 0.7V$:
 I_{OL} on Output pins: 10 mA
 I_{OH} on quasi-bidirectional pins: self limiting
 I_{OH} on Standard Output pins: 10 mA
- Maximum current per bus pin (data and control) during normal operation is ± 3.2 mA.
- During normal (non-transient) conditions the following total current limits apply:

Port 1, P2.6	I_{OL} : 29 mA	I_{OH} is self limiting
HSO, P2.0, RXD, \overline{RESET}	I_{OL} : 29 mA	I_{OH} : 26 mA
P2.5, P2.7, \overline{WR} , BHE	I_{OL} : 13 mA	I_{OH} : 11 mA
AD0-AD15	I_{OL} : 52 mA	I_{OH} : 52 mA
\overline{RD} , ALE, INST-CLKOUT	I_{OL} : 13 mA	I_{OH} : 13 mA
- Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and $V_{REF} = V_{CC} = 5V$.

4


Figure 6. I_{CC} and I_{IDLE} vs Frequency

AC CHARACTERISTICS

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{osc} = 10/12$ MHz

The system must meet these specifications to work with the 80C196KB:

Symbol	Description	Min	Max	Units	Notes
T_{AVV}	Address Valid to READY Setup 80C196KB10/83C196KB10 80C196KB12/83C196KB12		$2 T_{OSC} - 90$ $2 T_{OSC} - 85$	ns ns	
T_{LLV}	ALE Low to READY Setup 80C196KB10/83C196KB10 80C196KB12/83C196KB12		$T_{OSC} - 80$ $T_{OSC} - 72$	ns ns	
T_{LYH}	Non READY Time	No upper limit		ns	
T_{CLYX}	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns	(Note 1)
T_{LLYX}	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns	(Note 1)
T_{AVGV}	Address Valid to Buswidth Setup		$2 T_{OSC} - 85$	ns	
T_{LLGV}	ALE Low to Buswidth Setup		$T_{OSC} - 70$	ns	
T_{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
T_{AVDV}	Address Valid to Input Data Valid 80C196KB10/83C196KB10 80C196KB12/83C196KB12		$3 T_{OSC} - 70$ $3 T_{OSC} - 67$	ns ns	(Note 2)
T_{RLDV}	\overline{RD} Active to Input Data Valid 80C196KB10/83C196KB10 80C196KB12/83C196KB12		$T_{OSC} - 30$ $T_{OSC} - 23$	ns ns	(Note 2)
T_{CLDV}	CLKOUT Low to Input Data Valid		$T_{OSC} - 50$	ns	
T_{RHDZ}	End of \overline{RD} to Input Data Float		$T_{OSC} - 20$	ns	
T_{RXDX}	Data Hold after \overline{RD} Inactive	0		ns	

NOTES:

1. If max is exceeded, additional wait states will occur.
2. When using wait states, add $2 T_{OSC} \times n$, where n = number of wait states.

AC CHARACTERISTICS

 Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 10/12$ MHz

The 80C196KB will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
FXTAL	Frequency on XTAL ₁ 80C196KB10/83C196KB10 80C196KB12/83C196KB12	3.5	10	MHz	(Note 2)
		3.5	12	MHz	(Note 2)
T _{OSC}	1/FXTAL 80C196KB10/83C196KB10 80C196KB12/83C196KB12	100	286	ns	
		83	286	ns	
T _{XHCH}	XTAL1 High to CLKOUT High or Low	40	110	ns	(Note 3)
T _{CLCL}	CLKOUT Cycle Time	2 T _{OSC}		ns	
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 10	ns	
T _{CLLH}	CLKOUT Falling Edge to ALE Rising	-5	15	ns	
T _{LLCH}	ALE Falling Edge to CLKOUT Rising	-15	15	ns	
T _{LHLH}	ALE Cycle Time	4 T _{OSC}		ns	(Note 5)
T _{LHLL}	ALE High Period	T _{OSC} - 10	T _{OSC} + 10	ns	
T _{AVLL}	Address Setup to ALE Falling Edge	T _{OSC} - 20			
T _{LLAX}	Address Hold after ALE Falling Edge	T _{OSC} - 40		ns	
T _{LLRL}	ALE Falling Edge to \overline{RD} Falling Edge	T _{OSC} - 40		ns	
T _{RLCL}	\overline{RD} Low to CLKOUT Falling Edge	5	30	ns	
T _{RLRH}	\overline{RD} Low Period	T _{OSC} - 5	T _{OSC} + 25	ns	(Note 5)
T _{RLHL}	\overline{RD} Rising Edge to ALE Rising Edge	T _{OSC}	T _{OSC} + 25	ns	(Note 4)
T _{RLAZ}	\overline{RD} Low to Address Float		10	ns	
T _{LLWL}	ALE Falling Edge to \overline{WR} Falling Edge	T _{OSC} - 10		ns	
T _{CLWL}	CLKOUT Low to \overline{WR} Falling Edge	0	25	ns	
T _{QVWH}	Data Stable to \overline{WR} Rising Edge 80C196KB10/83C196KB10 80C196KB12/83C196KB12	T _{OSC} - 30		ns	(Note 5)
		T _{OSC} - 23		ns	
T _{CHWH}	CLKOUT High to \overline{WR} Rising Edge	-10	10	ns	
T _{WLWH}	\overline{WR} Low Period	T _{OSC} - 30	T _{OSC} + 5	ns	(Note 5)
T _{WHQX}	Data Hold after \overline{WR} Rising Edge	T _{OSC} - 10		ns	
T _{WHLH}	\overline{WR} Rising Edge to ALE Rising Edge	T _{OSC} - 10	T _{OSC} + 15	ns	(Note 4)
T _{WHBX}	\overline{BHE} , INST Hold after \overline{WR} Rising Edge	T _{OSC} - 10		ns	
T _{RHBX}	\overline{BHE} , INST Hold after \overline{RD} Rising Edge	T _{OSC} - 10		ns	
T _{WHAX}	AD8-15 Hold after \overline{WR} Rising Edge	T _{OSC} - 50		ns	
T _{RHAX}	AD8-15 Hold after \overline{RD} Rising Edge	T _{OSC} - 25		ns	

NOTES:

 T_{OSC} = 83.3 ns at 12 MHz; T_{OSC} = 100 ns at 10 MHz.

1. Customers whose applications require an 83C196KB to meet the 80C196KB specifications listed above should contact an Intel Field Sales Representative.


2. Testing performed at 3.5 MHz. However, the part is static by design and will typically operate below 1 Hz.

3. Typical specification, not guaranteed.

4. Assuming back-to-back bus cycles.


 5. When using wait states, add 2 T_{OSC} × n, where n = number of wait states.

System Bus Timings




270918-25

READY Timings (One Wait State)



4

Buswidth Timings




HOLD/HLDA TIMINGS

Symbol	Description	Min	Max	Units	Notes
T_{HVCH}	HOLD Setup	85		ns	1
T_{CLHAL}	CLKOUT Low to \overline{HLDA} Low	-15	15	ns	
T_{CLBRL}	CLKOUT Low to \overline{BREQ} Low	-15	15	ns	
T_{HALAZ}	\overline{HLDA} Low to Address Float		20	ns	
T_{HALBZ}	\overline{HLDA} Low to \overline{BHE} , \overline{INST} , \overline{RD} , \overline{WR} Float			ns	
T_{CLHAH}	CLKOUT Low to \overline{HLDA} High	-15	15	ns	
T_{CLBRH}	CLKOUT Low to \overline{BREQ} High	-15	15	ns	
T_{HAHAX}	\overline{HLDA} High to Address No Longer Float	-5		ns	
T_{HAHBV}	\overline{HLDA} High to \overline{BHE} , \overline{INST} , \overline{RD} , \overline{WR} Valid	-20		ns	
T_{CLLH}	CLKOUT Low to ALE High	-5	15	ns	

NOTE:


1. To guarantee recognition at next clock.



270918-28



EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/T _{XLXL}	Oscillator Frequency			
	80C196KB10	3.5	10.0	MHz
	80C196KB12	3.5	12.0	MHz
T _{XLXL}	Oscillator Frequency			
	80C196KB10	100	286	ns
	80C196KB12	83	286	ns
T _{XHXX}	High Time	32		ns
T _{XLXX}	Low Time	32		ns
T _{XLXH}	Rise Time		10	ns
T _{XHXL}	Fall Time		10	ns


EXTERNAL CLOCK DRIVE WAVEFORMS


4


An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.

EXTERNAL CRYSTAL CONNECTIONS

EXTERNAL CLOCK CONNECTIONS


AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

- H - High
- L - Low
- V - Valid
- X - No Longer Valid
- Z - Floating

Signals:

- A - Address
- E - \overline{BHE}
- BR - \overline{BREQ}
- C - CLKOUT
- D - DATA IN
- G - Buswidth
- H - \overline{HOLD}

- HA - \overline{HLDA}
- L - $\overline{ALE/ADV}$
- Q - DATA OUT
- R - \overline{RD}
- W - $\overline{WR/WRH/WRL}$
- X - XTAL1
- Y - READY

AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
T _{XLXL}	Serial Port Clock Period (BRR ≥ 8002H)	6 T _{Osc}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR ≥ 8002H)	4 T _{Osc} - 50	4 T _{Osc} + 50	ns
T _{XLXL}	Serial Port Clock Period (BRR = 8001H)	4 T _{Osc}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T _{Osc} - 50	2 T _{Osc} + 50	ns
T _{QVXH}	Output Data Setup to Clock Rising Edge	2 T _{Osc} - 50		ns
T _{XHQX}	Output Data Hold after Clock Rising Edge	2 T _{Osc} - 50		ns
T _{XHQV}	Next Output Data Valid after Clock Rising Edge		2 T _{Osc} + 50	ns
T _{DVXH}	Input Data Setup to Clock Rising Edge	T _{Osc} + 50		ns
T _{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T _{XHQZ}	Last Clock Rising to Output Float		1 T _{Osc}	ns

A TO D CHARACTERISTICS

There are two modes of A/D operation with or without clock prescaler. The speed of the A/D converter can be adjusted by setting a clock prescaler on or off. At high frequencies more time is needed for the comparator to settle. The maximum frequency with the clock prescaler disabled is 8 MHz. The conversion times with the prescaler turned on or off is shown in the table below.

The converter is ratiometric, so the absolute accuracy is directly dependent on the accuracy and stability of V_{REF} . V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the digital section of the converter.

See the MCS-96 A/D Quick Reference for definition of A/D terms.

Conversion Time

Clock Prescaler On IOC2.4 = 0	Clock Prescaler Off IOC2.4 = 1
158 States 26.33 μ s @ 12 MHz	91 States 22.75 μ s @ 8 MHz

A/D CONVERTER SPECIFICATIONS

Parameter	Typical(1)	Minimum	Maximum	Units*	Notes
Resolution		512 9	1024 10	Levels Bits	
Absolute Error		0	± 4	LSBs	
Full Scale Error	0.25 ± 0.50			LSBs	
Zero Offset Error	-0.25 ± 0.50			LSBs	
Non-Linearity Error	1.5 ± 2.5	0	± 4	LSBs	
Differential Non-Linearity Error		> -1	$+2$	LSBs	
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V_{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		1K	5K	Ω	4
DC Input Leakage		0	3.0	μ A	
Sample Time: Prescaler On	15			States	
Prescaler Off	8			States	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB", as used here, has a value of approximately 5 mV.

1. Typical values are expected for most devices at 25°C but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer Break-Before-Make Guaranteed
4. Resistance from device pin, through internal MUX, to sample capacitor.

EXTENDED TEMPERATURE/EXTENDED BURN-IN ONLY SPECIFICATIONS

Symbols	Description	Min	Max	Units
RESET Hysteresis	Hysteresis on RESET Pin	TBD		mV
I _{PD}	Powerdown Mode Current		TBD	mA
T _{LLV}	ALE Low to READY Setup		T _{Osc} - 65	ns
T _{LLGV}	ALE Low to BUSWIDTH Setup		T _{Osc} - 60	ns
T _{AVDV}	Address Valid to Input Data Valid		3 T _{Osc} - 60	ns
T _{RLDV}	\overline{RD} Low to Input Data Valid		T _{Osc} - 25	ns
T _{LHLL}	ALE High Period	T _{Osc} - 12	T _{Osc} + 12	ns
T _{RHAX}	AD _{8-AD15} Hold after \overline{RD} Rising	T _{Osc} - 50		ns
T _{HALAZ}	$\overline{HLD\overline{A}}$ Low to Address Float		-25	ns
T _{HALBZ}	$\overline{HLD\overline{A}}$ Low to \overline{BHE} , INST, RD, \overline{WR} Float		-30	ns
T _{HAHBV}	$\overline{HLD\overline{A}}$ High to \overline{BHE} , INST, RD, \overline{WR} Valid	-25		ns
A/D Absolute Error	Absolute Error		±6	LSBs

FUNCTIONAL DEVIATIONS

- The DJNZW instruction is not guaranteed to be functional. The instruction, if encountered, will not cause an unimplemented opcode interrupt. (The opcode for DJNZW is 0E1 Hex.) The DJNZ (byte) instruction works correctly and should be used instead.
- The CDE function is not guaranteed to work. The CDE pin must be directly connected to V_{SS}.
- The HSI unit has two errata: one dealing with resolution and the other with first entries into the FIFO.

The HSI resolution is 9 states instead of 8 states. Events on the same line may be lost if they occur faster than once every 9 state times.

There is a mismatch between the 9 state time HSI resolution and the 8 state time timer. This causes one time value to be unused every 9 timer counts. Events may receive a time-tag one count later than expected because of this "skipped" time value.

If the first two events into an empty FIFO (not including the Holding Register) occur in the same internal phase, both are recorded with one time-tag. Otherwise, if the second event occurs within 9 states after the first, its time-tag is one count later than the first's. If this is the "skipped" time value, the second event's time-tag is 2 counts later than the first's.

If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register after 8 state times, leaving the FIFO empty again. If the second event occurs after this time, it will act as a new first event into an empty FIFO.

- The serial port Framing Error flag fails to indicate an error if the bit preceding the stop bit is a 1. This is the case in both the 8-bit and 9-bit modes. False framing errors are never generated.
- The serial port RI flag is not generated after the first byte is received. The problem does not occur if the baud rate is reloaded after each reception.
- If the unsigned divide instruction (byte or word) is the last instruction in the queue as HOLD or READY is asserted, the result may be incorrect.

DATA SHEET REVISION HISTORY

This data sheet (270918-002) is valid for devices marked with a “B” at the end of the top side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this data sheet and the previous version (-001).

1. The commercial and Express (extended temperature and extended burn-in) devices were combined in this data sheet. The Express only data sheet (270780-002) is now obsolete.
2. The EPROM devices were removed from this data sheet. They are now in a separate data sheet (270909).
3. The 80C196KB devices were removed from this data sheet. Only the 80C196KB10, 83C196KB10, 80C196KB12 and 83C196KB12 devices are now covered.
4. Changes were made to the format of the data sheet and the SFR descriptions were removed.
5. Two errata were added: the serial port RI flag and the DIVIDE during HOLD/READY.
6. Three specifications for the extended temperature and extended burn-in devices were changed: V_{IH2} Min was changed from 2.4V to 2.6V, T_{XHCH} Min was changed from 35 ns to 40 ns, and T_{HVCH} Min was changed from 90 ns to 85 ns.

The -001 data sheet integrated the 87C196KB (order number 270590-003) and the 83C196KB/80C196KB (order number 270634-003) data sheets. The following differences exist between the -001 data sheet and each of the above mentioned data sheets.

1. The status of the data sheet was upgraded from ADVANCE INFORMATION to PRELIMINARY.
2. The warning about the ABSOLUTE MAXIMUM RATINGS was reworded and a notice of disclaimer was added to the electrical specifications section.
3. V_{IH2} was increased from 2.2V to 2.6V.
4. I_{IL1} was increased from $-950 \mu\text{A}$ to -1.2 mA . This change was documented in the previous revision of the data sheets but the DC Characteristics table did not reflect the change.
5. Maximum I_{PD} specification was added to the DC table and I_{PD} note was deleted.