

# **DDR4 SDRAM SO-DIMM Based on 8Gb C-die**

**HMA851S6CJR6N  
HMA81GS6CJR8N  
HMA81GS7CJR8N  
HMA82GS6CJR8N  
HMA82GS7CJR8N**

**\*SK hynix reserves the right to change products or specifications without notice.**

## Revision History

Revision No.	History	Draft Date	Remark
0.1	Initial Release	Jul.2017	
1.0	IDD spec update	Aug.2017	
1.1	Changed features (Temperature sensor with integrated SPD for ECC SODIMM) CS released for 2666 non-ECC SODIMM	Sep.2017	
1.2	Corrected module dimensions P/N	Feb.2018	
1.3	Updated JEDEC Specification	Apr.2018	
1.4	Speed bin table note update	Apr.2018	
1.5	Define IDD specification(2666) Modify IDD specification table / Updated JEDEC specification	Jun.2018	

## Description

SK hynix Unbuffered Small Outline DDR4 SDRAM DIMMs (Unbuffered Small Outline Double Data Rate Synchronous DRAM Dual In-Line Memory Modules) are low power, high-speed operation memory modules that use DDR4 SDRAM devices. These DDR4 SDRAM Unbuffered Small Outline DIMMs are intended for use as main memory when installed in systems such as micro servers and mobile personal computers.

## Features

- Power Supply: VDD=1.2V (1.14V to 1.26V)
- VDDQ = 1.2V (1.14V to 1.26V)
- VPP - 2.5V (2.375V to 2.75V)
- VDDSPD=2.25V to 3.6V
- Functionality and operations comply with the DDR4 SDRAM datasheet
- 16 internal banks
- Bank Grouping is applied, and CAS to CAS latency (tCCD\_L, tCCD\_S) for the banks in the same or different bank group accesses are available
- Data transfer rates: PC4-3200, PC4-2933, PC4-2666, PC4-2400, PC4-2133, PC4-1866, PC4-1600
- Bi-Directional Differential Data Strobe
- 8 bit pre-fetch
- Burst Length (BL) switch on-the-fly BL8 or BC4(Burst Chop)
- Supports ECC error correction and detection
- On-Die Termination (ODT)
- Temperature sensor with integrated SPD for ECC SODIMM
- This product is in compliance with the RoHS directive.
- Per DRAM Addressability is supported
- Internal Vref DQ level generation is available

## Ordering Information

Part Number	Density	Organization	Component Composition	# of ranks
HMA851S6CJR6N- UH/VK	4GB	512Mx64	512Mx16(H5AN8G6NCJR)*4	1
HMA81GS6CJR8N-UH/VK	8GB	1Gx64	1Gx8(H5AN8G8NCJR)*8	1
HMA81GS7CJR8N-VK	8GB	1Gx72	1Gx8(H5AN8G8NCJR)*9	1
HMA82GS6CJR8N-UH/VK	16GB	2Gx64	1Gx8(H5AN8G8NCJR)*16	2
HMA82GS7CJR8N-VK	16GB	2Gx72	1Gx8(H5AN8G8NCJR)*18	2

## Key Parameters

MT/s	Grade	tCK (ns)	CAS Latency (tCK)	tRCD (ns)	tRP (ns)	tRAS (ns)	tRC (ns)	CL-tRCD-tRP
<b>DDR4-1600</b>	-PB	1.25	11	13.75 (13.50)*	13.75 (13.50)*	35	48.75 (48.50)*	11-11-11
<b>DDR4-1866</b>	-RD	1.071	13	13.92 (13.50)*	13.92 (13.50)*	34	47.92 (47.50)*	13-13-13
<b>DDR4-2133</b>	-TF	0.937	15	14.06 (13.50)*	14.06 (13.50)*	33	47.06 (46.50)*	15-15-15
<b>DDR4-2400</b>	-UH	0.833	17	14.16 (13.75)*	14.16 (13.75)*	32	46.16 (45.75)*	17-17-17
<b>DDR4-2666</b>	-VK	0.75	19	14.25 (13.75)*	14.25 (13.75)*	32	46.25 (45.75)*	19-19-19
<b>DDR4-2933</b>	-WM	0.682	21	14.32 (13.75)*	14.32 (13.75)*	32	46.32 (45.75)*	21-21-21
<b>DDR4-3200</b>	-XN	0.625	22	13.75	13.75	32	47.0	22-22-22

\*SK hynix DRAM devices support optional downbinning to CL21, CL19, CL17, CL15, CL13 and CL11. SPD setting is programmed to match.

## Address Table

		4GB(1Rx16)	8GB(1Rx8)	16GB(2Rx8)
<b>Bank Address</b>	<b># of Bank Groups</b>	2	4	4
	<b>BG Address</b>	BG0	BG0~BG1	BG0~BG1
	<b>Bank Address in a BG</b>	BA0~BA1	BA0~BA1	BA0~BA1
<b>Row Address</b>		A0~A15	A0~A15	A0~A15
<b>Column Address</b>		A0~ A9	A0~ A9	A0~ A9
<b>Page size</b>		2KB	1 KB	1 KB

## Pin Descriptions

Pin Name	Description	Pin Name	Description
A0-A16	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD/TS
BA0, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD/TS
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD/TS
RAS <sub>n</sub> <sup>1</sup>	SDRAM row address strobe	PARITY	SDRAM parity input
CAS <sub>n</sub> <sup>2</sup>	SDRAM column address strobe	VDD	SDRAM I/O & core power supply
WE <sub>n</sub> <sup>3</sup>	SDRAM write enable	VPP	SDRAM activating power supply
CS0 <sub>n</sub> , CS1 <sub>n</sub> , CS2 <sub>n</sub> , CS3 <sub>n</sub>	Rank Select Lines	C0, C1	Chip ID lines for 3DS components
CKE0, CEK1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)
ACT <sub>n</sub>	SDRAM activate	VDDSPD	Serial SPD/TS positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT <sub>n</sub>	SDRAM ALERT <sub>n</sub>
CB0-CB7	DIMM ECC check bits		
DQS0 <sub>t</sub> -DQS8 <sub>t</sub>	SDRAM data strobes (positive line of differential pair)	RESET <sub>n</sub>	Set SDRAMs to a Known State
DQS0 <sub>c</sub> -DQS8 <sub>c</sub>	SDRAM data strobes (negative line of differential pair)	EVENT <sub>n</sub>	SPD signals a thermal event has occurred
DM0 <sub>n</sub> -DM8 <sub>n</sub> , DBI0 <sub>n</sub> -DBI8 <sub>n</sub>	SDRAM data masks/data bus inversion (x8-based x72 DIMMs)	VTT	Termination supply for the Address, Command and Control bus
CK0 <sub>t</sub> , CK1 <sub>t</sub>	SDRAM clocks (positive line of differential pair)	NC	No connection
CK0 <sub>c</sub> , CK1 <sub>c</sub>	SDRAM clocks (negative line of differential pair)		

1. RAS<sub>n</sub> is a multiplexed function with A16.
2. CAS<sub>n</sub> is a multiplexed function with A15.
3. WE<sub>n</sub> is a multiplexed function with A14.

## Input/Output Functional Descriptions

Symbol	Type	Function
CK0_t, CK0_c, CK1_t, CK1_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CKE0, CKE1	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and device input buffers and output drivers. Taking CKE LOW provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vref have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t, CK_c, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS0_n, CS1_n, CS2_n, CS3_n	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code.
C0, C1	Input	Chip ID: Chip ID is only used for 3DS for 2 and 4 high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code.
ODT0, ODT1	Input	On-Die Termination: ODT (registered HIGH) enables RTT_NOM termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, DQS_c and DM_n/DBI_n, signal. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM.
ACT_n	Input	Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15 and WE_n/A14 will be considered as Row Address A16, A15, and A14.
RAS_n/A16, CAS_n/A15, WE_n/A14	Input	Command Inputs: RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, these are Addresses like A16, A15, and A14 but for non-activation command with ACT_n High, these are Command pins for Read, Write, and other command defined in command truth table.
DM_n/DBI_n	Input/ Output	Input Data Mask and Data Bus Inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. DM is muxed with DBI function. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 SDRAM and not inverted if DBI_n is HIGH.
BG0-BG1	Input	Bank Group Inputs: BG0 - BG1 define which bank group an Active, Read, Write, or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. For x4/8 based SDRAMs, BG0 and BG1 are valid. For x16 based SDRAM components, only BG0 is valid.
BA0-BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write, or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.

Symbol	Type	Function
A0 - A16	Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15, and WE_n/A14 have additional functions. See other rows. The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC_n	Input	Burst Chop: A12/BC_n is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.
RESET_n	CMOS Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation.
DQ	Input/ Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor specific data sheets to determine which DQ is used.
DQS_t, DQS_c,	Input/ Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. DDR4 SDRAMs support differential data strobe only and does not support single-ended.
PARITY	Input	Command and Address Parity Input : DDR4 Supports Even Parity check in DRAMs with MR setting. Once it's enabled via Register in MR5, then DSRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0-BG1, BA0-BA1, A16-A0. Input parity should be maintained at the rising edge of the clock and at the same time with command & address with CS_n LOW.
ALERT_n	Output	ALERT: It has multiple functions, such as CRC error flag or Command and Address Parity error flag, as an Output signal. If there is an error in CRC, then ALERT_n goes LOW for the period time interval and goes back HIGH. If there is an error in Command Address Parity Check, then ALERT_n goes LOW for relatively long period until on going DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin functions as an input. Use of this signal or not is dependent on the system.
SA0-SA1	Input	Device address for the SPD.
RFU		Reserved for Future Use. No on DIMM electrical connection is present.
NC		No Connect: No on DIMM electrical connection is present.
VDD <sup>1</sup>	Supply	Power Supply: 1.2 V +/- 0.06 V
VSS	Supply	Ground
VTT <sup>2</sup>	Supply	Power Supply : 0.6V

Symbol	Type	Function
VPP	Supply	DRAM Activating Power Supply: 2.5V (2.375V min , 2.75V max)
VREFCA	Supply	Reference voltage for CA
VDDSPD	Supply	Power supply used to power the I2C bus on the SPD.

**Note:**

1. For PC4, VDD 1.2V. For PC4L VDD is TBD.
2. For PC4, VTT is 0.6V. For PC4L VTT is TBD.




## Pin Assignments

Pin	Front Side Pin Label	Pin	Back Side Pin Label	Pin	Front Side Pin Label	Pin	Back Side Pin Label
1	VSS	2	VSS	131	A3	132	A2
3	DQ5	4	DQ4	133	A1	134	EVENT_n
5	VSS	6	VSS	135	VDD	136	VDD
7	DQ1	8	DQ0	137	CK0_t	138	CK1_t
9	VSS	10	VSS	139	CK0_c	140	CK1_c
11	DQS0_c	12	DM0_n, DBI0_n	141	VDD	142	VDD
13	DQS0_t	14	VSS	143	PARITY	144	A0
15	VSS	16	DQ6	KEY			
17	DQ7	18	VSS				
19	VSS	20	DQ2	145	BA1	146	A10/AP
21	DQ3	22	VSS	147	VDD	148	VDD
23	VSS	24	DQ12	149	CS0_n	150	BA0
25	DQ13	26	VSS	151	A14/WE_n	152	A16/RAS_n
27	VSS	28	DQ8	153	VDD	154	VDD
29	DQ9	30	VSS	155	ODT0	156	A15/CAS_n
31	VSS	32	DQS1_c	157	CS1_n	158	A13
33	DM1_n, DBI1_n	34	DQS1_t	159	VDD	160	VDD
35	VSS	36	VSS	161	ODT1	162	C0, CS2_n, NC
37	DQ15	38	DQ14	163	VDD	164	VREFCA
39	VSS	40	VSS	165	C1, CS3_n, NC	166	SA2
41	DQ10	42	DQ11	167	VSS	168	VSS
43	VSS	44	VSS	169	DQ37	170	DQ36
45	DQ21	46	DQ20	171	VSS	172	VSS
47	VSS	48	VSS	173	DQ33	174	DQ32
49	DQ17	50	DQ16	175	VSS	176	VSS
51	VSS	52	VSS	177	DQS4_c	178	DM4_n, DBI4_n
53	DQS2_c	54	DM2_n, DBI2_n	179	DQS4_t	180	VSS
55	DQS2_t	56	VSS	181	VSS	182	DQ39
57	VSS	58	DQ22	183	DQ38	184	VSS
59	DQ23	60	VSS	185	VSS	186	DQ35
61	VSS	62	DQ18	187	DQ34	188	VSS
63	DQ19	64	VSS	189	VSS	190	DQ45
65	VSS	66	DQ28	191	DQ44	192	VSS
67	DQ29	68	VSS	193	VSS	194	DQ41
69	VSS	70	DQ24	195	DQ40	196	VSS
71	DQ25	72	VSS	197	VSS	198	DQS5_c
73	VSS	74	DQS3_c	199	DM5_n, DBI5_n	200	DQS5_t
75	DM3_n, DBI3_n	76	DQS3_t	201	VSS	202	VSS

Pin	Front Side Pin Label	Pin	Back Side Pin Label	Pin	Front Side Pin Label	Pin	Back Side Pin Label
77	VSS	78	VSS	203	DQ46	204	DQ47
79	DQ30	80	DQ31	205	VSS	206	VSS
81	VSS	82	VSS	207	DQ42	208	DQ43
83	DQ26	84	DQ27	209	VSS	210	VSS
85	VSS	86	VSS	211	DQ52	212	DQ53
87	CB5, NC	88	CB4, NC	213	VSS	214	VSS
89	VSS	90	VSS	215	DQ49	216	DQ48
91	CB1, NC	92	CB0, NC	217	VSS	218	VSS
93	VSS	94	VSS	219	DQS6_c	220	DM6_n, DBI6_n
95	DQS8_c	96	DM8_n, DBI8_n	221	DQS6_t	222	VSS
97	DQS8_t	98	VSS	223	VSS	224	DQ54
99	VSS	100	CB6, NC	225	DQ55	226	VSS
101	CB2, NC	102	VSS	227	VSS	228	DQ50
103	VSS	104	CB7, NC	229	DQ51	230	VSS
105	CB3, NC	106	VSS	231	VSS	232	DQ60
107	VSS	108	RESET_n	233	DQ61	234	VSS
109	CKE0	110	CKE1	235	VSS	236	DQ57
111	VDD	112	VDD	237	DQ56	238	VSS
113	BG1	114	ACT_n	239	VSS	240	DQS7_c
115	BG0	116	ALERT_n	241	DM7_n, DBI7_n	242	DQS7_t
117	VDD	118	VDD	243	VSS	244	VSS
119	A12	120	A11	245	DQ62	246	DQ63
121	A9	122	A7	247	VSS	248	VSS
123	VDD	124	VDD	249	DQ58	250	DQ59
125	A8	126	A5	251	VSS	252	VSS
127	A6	128	A4	253	SCL	254	SDA
129	VDD	130	VDD	255	VDDSPD	256	SA0
				257	VPP	258	VTT
				259	VPP	260	SA1

# Functional Block Diagram



## 4GB, 512Mx64 Module(1Rank of x16)



**Note:**

1. Unless otherwise noted, resistor values are  $15\Omega \pm 5\%$ .
2. ZQ resistors are  $240\Omega \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.
3. CK1\_t, CK1\_c terminated with  $75\Omega \pm 5\%$  resistor.




## 8GB, 1Gx64 Module(1Rank of x8)



**Note:**

1. Unless otherwise noted, resistor values are  $15\Omega \pm 5\%$ .
2. ZQ resistors are  $240\Omega \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.
3. To connect the SPD A2 input to the edge connector pin 166 install R1. To tie the SPD input A2 to ground install R2. Do not install both R1 and R2. The values for R1 and R2 are not critical. Any value less than 100 Ohms may be used.


## 8GB, 1Gx72 Module(1Rank of x8)





### Note:

1. Unless otherwise noted, resistor values are  $15\Omega \pm 5\%$ .
2. ZQ resistors are  $240\Omega \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.
3. To connect the SPD A2 input to the edge connector pin 166 install R1. To tie the SPD input A2 to ground install R2. Do not install both R1 and R2. The values for R1 and R2 are not critical. Any value less than 100 Ohms may be used.

## 16GB, 2Gx64 Module(2Rank of x8) - page1




## 16GB, 2Gx64 Module(2Rank of x8) - page2



**Note:**

1. Unless otherwise noted, resistor values are  $15\Omega \pm 5\%$ .
2. ZQ resistors are  $240\Omega \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.
3. SDRAMs for ODD ranks (D8 to D15), which are placed on the back side of the module use the address mirroring for A4-A3, A6-A5, A8-A7, A13-A11, BA1-BA0 and BG1-BG0. More detail can be found in the DDR4 SODIMM Common Section of the Design Specification.

## 16GB, 2Gx72 Module(2Rank of x8)



**Note:**

1. DQ-to-I/O wiring is shown as recommended but may be changed.
2. Unless otherwise noted, resistor values are  $15\Omega \pm 5\%$ .
3. See the Net Structure diagrams for all resistors associated with the command, address and control bus.
4. ZQ resistors are  $240\Omega \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.



## Absolute Maximum Ratings

### Absolute Maximum DC Ratings

#### Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
VDD	Voltage on VDD pin relative to Vss	-0.3 ~ 1.5	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.3 ~ 1.5	V	1,3
VPP	Voltage on VPP pin relative to Vss	-0.3 ~ 3.0	V	4
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin except VREFCA relative to Vss	-0.3 ~ 1.5	V	1,3,5
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1,2

#### NOTE :

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- VDD and VDDQ must be within 300 mV of each other at all times; and VREFCA must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREFCA may be equal to or less than 300 mV
- VPP must be equal or greater than VDD/VDDQ at all times
- Overshoot area above 1.5V is specified in DDR4 Device Operation.

### DRAM Component Operating Temperature Range

#### Temperature Range

Symbol	Parameter	Rating	Units	Notes
T <sub>OPER</sub>	Normal Operating Temperature Range	0 to 85	°C	1,2
	Extended Temperature Range	85 to 95	°C	1,3

#### NOTE:

- Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 - 85°C under all operating conditions.
- Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to the DIMM SPD for option availability
  - If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b).

## AC & DC Operating Conditions

### Recommended DC Operating Conditions

#### Recommended DC Operating Conditions

Symbol	Parameter	Rating			Unit	NOTE
		Min.	Typ.	Max.		
VDD	Supply Voltage	1.14	1.2	1.26	V	1,2,3
VDDQ	Supply Voltage for Output	1.14	1.2	1.26	V	1,2,3
VPP	Supply Voltage for DRAM Activating	2.375	2.5	2.75	V	3

**NOTE:**

1. Under all conditions VDDQ must be less than or equal to VDD.
2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
3. DC bandwidth is limited to 20MHz.

## AC & DC Input Measurement Levels

### AC & DC Logic input levels for single-ended signals

#### Single-ended AC & DC input levels for Command and Address

Symbol	Parameter	DDR4-1600/1866/2133/ 2400		DDR4-2666/3200		Unit	NOTE
		Min.	Max.	Min.	Max.		
$V_{IH.CA}(DC75)$	DC input logic high	$V_{REFCA}^+ - 0.075$	VDD	$V_{REFCA}^+ - 0.065$	VDD	V	
$V_{IL.CA}(DC75)$	DC input logic low	VSS	$V_{REFCA}^- + 0.075$	VSS	$V_{REFCA}^- + 0.065$	V	
$V_{IH.CA}(AC100)$	AC input logic high	$V_{REF} + 0.1$	Note 2	$V_{REF} + 0.09$	Note 2	V	1
$V_{IL.CA}(AC100)$	AC input logic low	Note 2	$V_{REF} - 0.1$	Note 2	$V_{REF} - 0.09$	V	1
$V_{REFCA}(DC)$	Reference Voltage for ADD, CMD inputs	$0.49 \cdot VDD$	$0.51 \cdot VDD$	$0.49 \cdot VDD$	$0.51 \cdot VDD$	V	2,3


**NOTE :**

1. See "Overshoot and Undershoot Specifications"
2. The AC peak noise on VREFCA may not allow VREFCA to deviate from VREFCA(DC) by more than  $\pm 1\%$  VDD (for reference : approx.  $\pm 12mV$ )
3. For reference : approx.  $VDD/2 \pm 12mV$

## AC and DC Input Measurement Levels: $V_{REF}$ Tolerances

The DC-tolerance limits and ac-noise limits for the reference voltages  $V_{REFCA}$  is illustrated in Figure below. It shows a valid reference voltage  $V_{REF}(t)$  as a function of time. ( $V_{REF}$  stands for  $V_{REFCA}$ ).

$V_{REF}(DC)$  is the linear average of  $V_{REF}(t)$  over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table X. Furthermore  $V_{REF}(t)$  may temporarily deviate from  $V_{REF}(DC)$  by no more than  $\pm 1\% V_{DD}$ .



**Illustration of  $V_{REF}(DC)$  tolerance and  $V_{REF}$  AC-noise limits**

The voltage levels for setup and hold time measurements  $V_{IH}(AC)$ ,  $V_{IH}(DC)$ ,  $V_{IL}(AC)$  and  $V_{IL}(DC)$  are dependent on  $V_{REF}$ .


" $V_{REF}$ " shall be understood as  $V_{REF}(DC)$ , as defined in Figure above.

This clarifies, that DC-variations of  $V_{REF}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for  $V_{REF}(DC)$  deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with  $V_{REF}$  AC-noise. Timing and voltage effects due to AC-noise on  $V_{REF}$  up to the specified limit ( $\pm 1\%$  of  $V_{DD}$ ) are included in DRAM timings and their associated deratings.

## AC and DC Logic Input Levels for Differential Signals

### Differential signal definition



**NOTE:**

1. Differential signal rising edge from  $V_{IL.DIFF.MAX}$  to  $V_{IH.DIFF.MIN}$  must be monotonic slope.
2. Differential signal falling edge from  $V_{IH.DIFF.MIN}$  to  $V_{IL.DIFF.MAX}$  must be monotonic slope.

**Definition of differential ac-swing and "time above ac-level"  $t_{DVAC}$**

## Differential swing requirements for clock (CK\_t - CK\_c) Differential AC and DC Input Levels

Symbol	Parameter	DDR4 - 1600,1866,2133		DDR4 -2400		DDR4 -2666		DDR4 -2933		DDR4 -3200		unit	NOTE
		min	max	min	max	min	max	min	max	min	max		
V <sub>IHdiff</sub>	differential input high	+0.150	NOTE 3	+0.135	NOTE 3	+0.135	NOTE 3	+0.125	NOTE 3	+0.110	NOTE 3	V	1
V <sub>ILdiff</sub>	differential input low	NOTE 3	-0.150	NOTE 3	-0.135	NOTE 3	-0.135	NOTE 3	-0.125	NOTE 3	-0.110	V	1

### NOTE :

- Used to define a differential signal slew-rate.
- for CK\_t - CK\_c use V<sub>IH.CA</sub>/V<sub>IL.CA</sub>(AC) of ADD/CMD and V<sub>REFCA</sub>;
- These values are not defined; however, the differential signals CK\_t - CK\_c, need to be within the respective limits (V<sub>IH.CA</sub>(DC) max, V<sub>IL.CA</sub>(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.

### Allowed time before ringback (tDVAC) for CK\_t - CK\_c


Slew Rate [V/ns]	tDVAC [ps] @  V <sub>IH/Ldiff</sub> (AC)  = 200mV		tDVAC [ps] @  V <sub>IH/Ldiff</sub> (AC)  = TBDmV	
	min	max	min	max
> 4.0	120	-	TBD	-
4.0	115	-	TBD	-
3.0	110	-	TBD	-
2.0	105	-	TBD	-
1.8	100	-	TBD	-
1.6	95	-	TBD	-
1.4	90	-	TBD	-
1.2	85	-	TBD	-
1.0	80	-	TBD	-
< 1.0	80	-	TBD	-

## Single-ended requirements for differential signals

Each individual component of a differential signal (CK<sub>t</sub>, CK<sub>c</sub>) has also to comply with certain requirements for single-ended signals.

CK<sub>t</sub> and CK<sub>c</sub> have to approximately reach V<sub>SEH</sub>min / V<sub>SEL</sub>max (approximately equal to the ac-levels (V<sub>IH.CA(AC)</sub> / V<sub>IL.CA(AC)</sub>) for ADD/CMD signals) in every half-cycle.

Note that the applicable ac-levels for ADD/CMD might be different per speed-bin etc. E.g., if Different value than V<sub>IH.CA(AC100)</sub>/V<sub>IL.CA(AC100)</sub> is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK<sub>t</sub> and CK<sub>c</sub>



**Single-ended requirement for differential signals**

Note that, while ADD/CMD signal requirements are with respect to V<sub>refCA</sub>, the single-ended components of differential signals have a requirement with respect to V<sub>DD</sub> / 2; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach V<sub>SEL</sub>max, V<sub>SEH</sub>min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

### Single-ended levels for CK\_t, CK\_c

Symbol	Parameter	DDR4-1600/ 1866/2133		DDR4-2400		DDR4-2666		DDR4-2933		DDR4-3200		Unit	NOTE
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
V <sub>SEH</sub>	Single-ended high-level for CK_t, CK_c	(VDD/2) +0.100	NOTE3	(VDD/2) +0.095	NOTE3	(VDD/2) +0.095	NOTE3	(VDD/2) +0.085	NOTE3	(VDD/2) +0.085	NOTE3	V	1, 2
V <sub>SEL</sub>	Single-ended low-level for CK_t, CK_c	NOTE3	(VDD/2)- 0.100	NOTE3	(VDD/2)- 0.095	NOTE3	(VDD/2)- 0.095	NOTE3	(VDD/2)- 0.085	NOTE3	(VDD/2)- 0.085	V	1, 2

**NOTE :**


1. For CK\_t - CK\_c use V<sub>IH,CA</sub>/V<sub>IL,CA</sub>(AC) of ADD/CMD;
2. V<sub>IH</sub>(AC)/V<sub>IL</sub>(AC) for ADD/CMD is based on V<sub>REFCA</sub>;
3. These values are not defined, however the single-ended signals CK\_t - CK\_c need to be within the respective limits (V<sub>IH,CA</sub>(DC) max, V<sub>IL,CA</sub>(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.



## Address and Control Overshoot and Undershoot specifications

### AC overshoot/undershoot specification for Address, Command and Control pins


Parameter	Specification							Unit
	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	DDR4-3200	
Maximum peak amplitude above VDD Absolute Max allowed for overshoot area	0.06				0.06			V
Delta value between VDD Absolute Max and VDD Max allowed for overshoot area	VDD + 0.24				VDD + 0.24			V
Maximum peak amplitude allowed for undershoot area	0.30				0.30			V-ns
Maximum overshoot area per 1tCK Above Absolute Max	0.0083	0.0071	0.0062	0.0055	0.0055			V-ns
Maximum overshoot area per 1tCK Between Absolute Max	0.2550	0.2185	0.1914	0.1699	0.1699			V-ns
Maximum undershoot area per 1tCK Below VSS	0.2644	0.2265	0.1984	0.1762	0.1762			V-ns
(A0-A13,A17,BG0-BG1,BA0-BA1,ACT_n,RAS_n/A16,CAS_n/A15,WE_n/A14,CS_n,CKE,ODT,C2-C0)								



## Clock Overshoot and Undershoot Specifications

### AC overshoot/undershoot specification for Clock

Parameter	Specification							Unit
	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	DDR4-3200	
Maximum peak amplitude above VDD Absolute Max allowed for overshoot area	0.06				0.06			V
Delta value between VDD Absolute Max and VDD Max allowed for overshoot area	VDD + 0.24				VDD + 0.24			V
Maximum peak amplitude allowed for undershoot area	0.30				0.30			V
Maximum overshoot area per 1UI Above Absolute Max	0.0038	0.0032	0.0028	0.0025	0.0025		V-ns	
Maximum overshoot area per 1UI Between Absolute Max	0.1125	0.0964	0.0844	0.0750	0.0750		V-ns	
Maximum undershoot area per 1UI Below VSS	0.1144	0.0980	0.0858	0.0762	0.0762		V-ns	
(CK_t, Ck_c)								




**Clock Overshoot and Undershoot Definition**

## Data, Strobe and Mask Overshoot and Undershoot Specifications

### AC overshoot/undershoot specification for Data, Strobe and Mask

Parameter	Specification							Unit
	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	DDR4-3200	
Maximum peak amplitude above Max absolute level of Vin,Vout	0.16	0.16	0.16	0.16	0.16			V
Overshoot area Between Max Absolute level of Vin, Vout and VDDQ Max	VDDQ + 0.24				VDDQ+0.24			V
Undershoot area Between Min absolute level of Vin,Vout and VDDQ Max	0.30	0.30	0.30	0.30	0.30			V
Maximum peak amplitude below Min absolute level of Vin,Vout	0.10	0.10	0.10	0.10	0.10			V
Maximum overshoot area per 1UI Above Max absolute level of Vin,Vout	0.0150	0.0129	0.0113	0.0100	0.0100			V-ns
Maximum overshoot area per 1UI Between Max absolute level of Vin,Vout and VDDQ Max	0.1050	0.0900	0.0788	0.0700	0.0700			V-ns
Maximum undershoot area per 1UI Between Min absolute level of Vin,Vout and VSSQ	0.1050	0.0900	0.0788	0.0700	0.0700			V-ns
Maximum undershoot area per 1UI Below Min absolute level of Vin,Vout	0.0150	0.0129	0.0113	0.0100	0.0100			V-ns

(DQ, DQS\_t, DQS\_c, DM\_n, DBI\_n, TDQS\_t, TDQS\_c)



### Data, Strobe and Mask Overshoot and Undershoot Definition


## Slew Rate Definitions

### Slew Rate Definitions for Differential Input Signals (CK)

Input slew rate for differential signals (CK<sub>t</sub>, CK<sub>c</sub>) are defined and measured as shown in Table and Figure below.


#### Differential Input Slew Rate Definition

Description			Defined by
	from	to	
Differential input slew rate for rising edge(CK <sub>t</sub> - CK <sub>c</sub> )	V <sub>ILdiffmax</sub>	V <sub>IHdiffmin</sub>	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TR_{diff}$
Differential input slew rate for falling edge(CK <sub>t</sub> - CK <sub>c</sub> )	V <sub>IHdiffmin</sub>	V <sub>ILdiffmax</sub>	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TF_{diff}$
NOTE: The differential signal (i.e.,CK <sub>t</sub> - CK <sub>c</sub> ) must be linear between these thresholds.			



Differential Input Slew Rate Definition for CK<sub>t</sub>, CK<sub>c</sub>

## Slew Rate Definition for Single-ended Input Signals (CMD/ADD)




### Single-ended Input Slew Rate definition for CMD and ADD

**NOTE :**

1. Single-ended input slew rate for rising edge =  $\{ V_{IHCA(AC)Min} - V_{ILCA(DC)Max} \} / \Delta T_{Rsingle}$
2. Single-ended input slew rate for falling edge =  $\{ V_{IHCA(DC)Min} - V_{ILCA(AC)Max} \} / \Delta T_{Fsingle}$
3. Single-ended signal rising edge from  $V_{ILCA(DC)Max}$  to  $V_{IHCA(DC)Min}$  must be monotonic slope.
4. Single-ended signal falling edge from  $V_{IHCA(DC)Min}$  to  $V_{ILCA(DC)Max}$  must be monotonic slope

## Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock, each cross point voltage of differential input signals (CK\_t, CK\_c) must meet the requirements in Table. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.



**Vix Definition (CK)**

### Cross point voltage for differential input signals (CK)

Symbol	Parameter	DDR4-1600/1866/2133			
		min		max	
-	Area of VSEH, VSEL	$VSEL \leq VDD/2 - 145mV$	$VDD/2 - 145mV \leq VSEL \leq VDD/2 - 100mV$	$VDD/2 + 100mV \leq VSEH \leq VDD/2 + 145mV$	$VDD/2 + 145mV \leq VSEH$
VIX(CK)	Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c	-120mV	$-(VDD/2 - VSEL) + 25mV$	$(VSEH - VDD/2) - 25mV$	120mV

Symbol	Parameter	DDR4-2400/2666/3200			
		min		max	
-	Area of VSEH, VSEL	VSEL ≤ VDD/2 - 145mV	VDD/2 - 145mV ≤ VSEL ≤ VDD/ 2 - 100mV	VDD/2 + 100mV ≤ VSEH ≤ VDD/2 + 145mV	VDD/2 + 145mV ≤ VSEH
VIX(CK)	Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c	-120mV	-(VDD/2 - VSEL) + 25mV	(VSEH - VDD/2) - 25mV	120mV

## CMOS rail to rail Input Levels


### CMOS rail to rail Input Levels for RESET\_n

#### CMOS rail to rail Input Levels for RESET\_n

Parameter	Symbol	Min	Max	Unit	NOTE
AC Input High Voltage	VIH(AC)_RESET	0.8*VDD	VDD	V	6
DC Input High Voltage	VIH(DC)_RESET	0.7*VDD	VDD	V	2
DC Input Low Voltage	VIL(DC)_RESET	VSS	0.3*VDD	V	1
AC Input Low Voltage	VIL(AC)_RESET	VSS	0.2*VDD	V	7
Rising time	TR_RESET	-	1.0	us	4
RESET pulse width	tPW_RESET	1.0	-	us	3,5

#### NOTE :

1. After RESET\_n is registered LOW, RESET\_n level shall be maintained below VIL(DC)\_RESET during tPW\_RESET, otherwise, SDRAM may not be reset.
2. Once RESET\_n is registered HIGH, RESET\_n level must be maintained above VIH(DC)\_RESET, otherwise, SDRAM operation will not be guaranteed until it is reset asserting RESET\_n signal LOW.
3. RESET is destructive to data contents.
4. No slope reversal(ringback) requirement during its level transition from Low to High.
5. This definition is applied only "Reset Procedure at Power Stable".
6. Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings.
7. Undershoot might occur. It should be limited by Absolute Maximum DC Ratings




**RESET\_n Input Slew Rate Definition**



## AC and DC Logic Input Levels for DQS Signals

### Differential signal definition



**Definition of differential DQS Signal AC-swing Level**

### Differential swing requirements for DQS (DQS\_t - DQS\_c)

#### Differential AC and DC Input Levels for DQS

Symbol	Parameter	DDR4-1600,1866,2133		DDR4-2400		DDR4-2666,3200		Unit	Note
		Min	Max	Min	Max	Min	Max		
VIHDiffPeak	VIH.DIFF.PeakVoltage	186	Note2	160	Note2	140	Note2	mV	1
VILDiffPeak	VIL.DIFF.Peak Voltage	Note2	-186	Note2	-160	Note2	-140	mV	1

**NOTE :**

1. Used to define a differential signal slew-rate.
2. These values are not defined; however, the differential signals DQS\_t - DQS\_c, need to be within the respective limits Overshoot, Undershoot Specification for single-ended signals.

## Peak voltage calculation method


The peak voltage of Differential DQS signals are calculated in a following equation.

$$\mathbf{VIH.DIFF.Peak\ Voltage = Max(f(t))}$$

$$\mathbf{VIL.DIFF.Peak\ Voltage = Min(f(t))}$$

$$\mathbf{f(t) = VDQS\_t - VDQS\_c}$$

The Max(f(t)) or Min(f(t)) used to determine the midpoint which to reference the +/-35% window of the exempt non-monotonic signaling shall be the smallest peak voltage observed in all ui's.




**Definition of differential DQS Peak Voltage and range of exempt non-monotonic signaling**

## Differential Input Cross Point Voltage

To achieve tight RxMask input requirements as well as output skew parameters with respect to strobe, the cross point voltage of differential input signals (DQS<sub>t</sub>, DQS<sub>c</sub>) must meet the requirements in Table below. The differential input cross point voltage VIX<sub>DQS</sub> (VIX<sub>DQS\_FR</sub> and VIX<sub>DQS\_RF</sub>) is measured from the actual cross point of DQS<sub>t</sub>, DQS<sub>c</sub> relative to the VDQSmid for the DQS<sub>t</sub> and DQS<sub>c</sub> signals.

VDQSmid is the midpoint of the minimum levels achieved by the transitioning DQS<sub>t</sub> and DQS<sub>c</sub> signals, and noted by VDQS<sub>trans</sub>. VDQS<sub>trans</sub> is the difference between the lowest horizontal tangent above VDQSmid of the transitioning DQS signals and the highest horizontal tangent below VDQSmid of the transitioning DQS signals.

A non-monotonic transitioning signal's ledge is exempt or not used in determination of a horizontal tangent provided the said ledge occurs within +/- 30% of the midpoint of either VID<sub>DIFF</sub>.Peak Voltage (DQS<sub>t</sub> rising) or VIL<sub>DIFF</sub>.Peak Voltage (DQS<sub>c</sub> rising), refer to Future Definition of differential DQS Peak Voltage and range of exempt non-monotonic signaling. A secondary horizontal tangent resulting from a ring-back transition is also exempt in determination of a horizontal tangent. That is, a falling transition's horizontal tangent is derived from its negative slope to zero slope transition (point A in Figure below) and a ring-back's horizontal tangent derived from its positive slope to zero slope transition (point B in Figure below) is not a valid horizontal tangent; and a rising transition's horizontal tangent is derived from its positive slope to zero slope transition (point C in Figure below) and a ring-back's horizontal tangent derived from its negative slope to zero slope transition (point D in Figure below) is not a valid horizontal tangent.



## Cross point voltage for differential input signals


Symbol	Parameter	DDR4-1600,1866,2133,2400		DDR4-2666,2933,3200		Unit	Note
		Min	Max	Min	Max		
Vix_DOS_ratio	DQS_t and DQS_c crossing relative to the midpoint of the DQS_t and DQS_c signal swings	-	25	-	25	%	1,2
VDQSmid_to_Vcent	VDQSmid offset relative to Vcent_DQ(midpoint)	-	min(VIH-diff, 50)	-	min(VIH-diff, 50)	mV	3,4,5

**NOTE :**

1. Vix\_DQS\_Ratio is DQS VIX crossing (Vix\_DQS\_FR or Vix\_DQS\_RF) divided by VDQS\_trans. VDQS\_trans is the difference between the lowest horizontal tangent above VDQSmid of the transitioning DQS signals and the highest horizontal tangent below VDQSmid of the transitioning DQS signals.
2. VDQSmid will be similar to the VREFDQ internal setting value obtained during Vref Training if the DQS and DQS drivers and paths are matched.
3. The maximum limit shall not exceed the smaller of VIHdiff minimum limit or 50mV.
4. VIX measurements are only applicable for transitioning DQS\_t and DQS\_c signals when toggling data, preamble and high-z states are not applicable conditions.
5. The parameter VDQSmid is defined for simulation and ATE testing purposes, it is not expected to be tested in a system.

## Differential Input Slew Rate Definition

Input slew rate for differential signals (DQS<sub>t</sub>, DQS<sub>c</sub>) are defined and measured as shown in Figure below.



### NOTE :

1. Differential signal rising edge from VILDiff\_DQS to VIHDiff\_DQS must be monotonic slope.
2. Differential signal falling edge from VIHDiff\_DQS to VILDiff\_DQS must be monotonic slope.

### Differential Input Slew Rate Definition for DQS<sub>t</sub>, DQS<sub>c</sub>

#### Differential Input Slew Rate Definition for DQS<sub>t</sub>, DQS<sub>c</sub>

Description			Defined by
	From	To	
Differential input slew rate for rising edge(DQS <sub>t</sub> - DQS <sub>c</sub> )	VILDiff_DQS	VIHDiff_DQS	$ VILDiff\_DQS - VIHDiff\_DQS  / \Delta TRdiff$
Differential input slew rate for falling edge(DQS <sub>t</sub> - DQS <sub>c</sub> )	VIHDiff_DQS	VILDiff_DQS	$ VILDiff\_DQS - VIHDiff\_DQS  / \Delta TFdiff$

### Differential Input Level for DQS<sub>t</sub>, DQS<sub>c</sub>

Symbol	Parameter	DDR4-1600,1866,2133		DDR4-2400		DDR4-2666		DDR4-2933		DDR4-3200		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
VIHDif-f_DQS	Differential Input High	136	-	130	-	130	-	115	-	110	-	mV	
VILDif-f_DQS	Differential Input Low	-	-136	-	-130	-	-130	-	-115	-	-110	mV	

### Differential Input Slew Rate for DQS<sub>t</sub>, DQS<sub>c</sub>

Symbol	Parameter	DDR4-1600,1866,2133		DDR4-2400		DDR4-2666		DDR4-2933		DDR4-3200		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
SRIdiff	Differential Input Slew Rate	3	18	3	18	2.5	18	2.5	18	2.5	18	V/ns	

## AC and DC output Measurement levels

### Single-ended AC & DC Output Levels

#### Single-ended AC & DC output levels

Symbol	Parameter	DDR4-1600/1866/2133/ 2400/2666/3200	Units	NOTE
V <sub>OH</sub> (DC)	DC output high measurement level (for IV curve linearity)	1.1 × V <sub>DDQ</sub>	V	
V <sub>OM</sub> (DC)	DC output mid measurement level (for IV curve linearity)	0.8 × V <sub>DDQ</sub>	V	
V <sub>OL</sub> (DC)	DC output low measurement level (for IV curve linearity)	0.5 × V <sub>DDQ</sub>	V	
V <sub>OH</sub> (AC)	AC output high measurement level (for output SR)	(0.7 + 0.15) × V <sub>DDQ</sub>	V	1
V <sub>OL</sub> (AC)	AC output low measurement level (for output SR)	(0.7 - 0.15) × V <sub>DDQ</sub>	V	1

**NOTE :**

1. The swing of  $\pm 0.15 \times V_{DDQ}$  is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of  $RZQ/7\Omega$  and an effective test load of  $50\Omega$  to  $V_{TT} = V_{DDQ}$ .

### Differential AC & DC Output Levels

#### Differential AC & DC output levels

Symbol	Parameter	DDR4-1600/1866/ 2133/2400/2666/3200	Units	NOTE
V <sub>OHdiff</sub> (AC)	AC differential output high measurement level (for output SR)	+0.3 × V <sub>DDQ</sub>	V	1
V <sub>OLdiff</sub> (AC)	AC differential output low measurement level (for output SR)	-0.3 × V <sub>DDQ</sub>	V	1

**NOTE :**

1. The swing of  $\pm 0.3 \times V_{DDQ}$  is based on approximately 50% of the static differential output peak-to-peak swing with a driver impedance of  $RZQ/7\Omega$  and an effective test load of  $50\Omega$  to  $V_{TT} = V_{DDQ}$  at each of the differential outputs.

## Single-ended Output Slew Rate


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single ended signals as shown in Table and Figure below.

### Single-ended output slew rate definition

Description	Measured		Defined by
	From	To	
Single ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TR_{se}$
Single ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TF_{se}$

**NOTE :**

1. Output slew rate is verified by design and characterization, and may not be subject to production test.



**Single-ended Output Slew Rate Definition**

### Single-ended output slew rate

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		DDR4-2666		DDR4-2933		DDR4-3200		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Single ended output slew rate	SRQse	4	9	4	9	4	9	4	9	4	9	4	9	4	9	V/ns

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

For Ron = RZQ/7 setting

**NOTE:**

1. In two cases, a maximum slew rate of 12 V/ns applies for a single DQ signal within a byte lane.

-Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low).

-Case 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of 9 V/ns applies



## Differential Output Slew Rate


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OLdiff}(AC)$  and  $V_{OHdiff}(AC)$  for differential signals as shown in Table and Figure below.

### Differential output slew rate definition

Description	Measured		Defined by
	From	To	
Differential output slew rate for rising edge	$V_{OLdiff}(AC)$	$V_{OHdiff}(AC)$	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta TR_{diff}$
Differential output slew rate for falling edge	$V_{OHdiff}(AC)$	$V_{OLdiff}(AC)$	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta TF_{diff}$

#### NOTE :

- Output slew rate is verified by design and characterization, and may not be subject to production test.



### Differential Output Slew Rate Definition

### Differential output slew rate

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		DDR4-2666		DDR4-2933		DDR4-3200		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Differential output slew rate	SRQdiff	8	18	8	18	8	18	8	18	8	18	8	18	8	18	V/ns

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

For Ron = RZQ/7 setting

## Single-ended AC & DC Output Levels of Connectivity Test Mode


Following output parameters will be applied for DDR4 SDRAM Output Signal during Connectivity Test Mode.

### Single-ended AC & DC output levels of Connectivity Test Mode

Symbol	Parameter	DDR4-1600/1866/2133/ 2400/2666/3200	Unit	Note
$V_{OH}(DC)$	DC output high measurement level (for IV curve linearity)	$1.1 \times V_{DDQ}$	V	
$V_{OM}(DC)$	DC output mid measurement level (for IV curve linearity)	$0.8 \times V_{DDQ}$	V	
$V_{OL}(DC)$	DC output low measurement level (for IV curve linearity)	$0.5 \times V_{DDQ}$	V	
$V_{OB}(DC)$	DC output below measurement level (for IV curve linearity)	$0.2 \times V_{DDQ}$	V	
$V_{OH}(AC)$	AC output high measurement level (for output SR)	$V_{TT} + (0.1 \times V_{DDQ})$	V	1
$V_{OL}(AC)$	AC output below measurement level (for output SR)	$V_{TT} - (0.1 \times V_{DDQ})$	V	1

**NOTE :**

1. The effective test load is  $50\Omega$  terminated by  $V_{TT} = 0.5 \times V_{DDQ}$ .



### Differential Output Slew Rate Definition of Connectivity Test Mode

#### Single-ended output slew rate of Connectivity Test Mode

Parameter	Symbol	DDR4-1600/1866/2133/2400/2666/3200		Unit	Note
		Min	Max		
Output signal Falling time	$TF_{output\_CT}$	-	10	ns/V	
Output signal Rising time	$TR_{output\_CT}$	-	10	ns/V	

## Standard Speed Bins

### DDR4-1600 Speed Bins and Operations

Speed Bin			DDR4-1600K		Unit	NOTE	
CL-nRCD-nRP			11-11-11				
Parameter	Symbol		min	max			
Internal read command to first data	tAA		13.75 <sup>14</sup> (13.50) <sup>5,12</sup>	18.00	ns	12	
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min) + 2nCK	tAA(max) + 2nCK	ns	12	
ACT to internal read or write delay time	tRCD		13.75 (13.50) <sup>5,12</sup>	-	ns	12	
PRE command period	tRP		13.75 (13.50) <sup>5,12</sup>	-	ns	12	
ACT to PRE command period	tRAS		35	9 x tREFI	ns	12	
ACT to ACT or REF command period	tRC		48.75 (48.50) <sup>5,12</sup>	-	ns	12	
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11 (Optional) 5	tCK(AVG)	1.5	1.6	ns	1,2,3,4, 11,14
	CL = 10	CL = 12	tCK(AVG)	Reserved		ns	1,2,3,4, 11
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved		ns	1,2,3,4
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3
Supported CL Settings				(9),11,12		nCK	13,14
Supported CL Settings with read DBI				(11),13,14		nCK	13
Supported CWL Settings				9,11		nCK	

## DDR4-1866 Speed Bins and Operations

Speed Bin			DDR4-1866M		Unit	NOTE	
CL-nRCD-nRP			13-13-13				
Parameter	Symbol		min	max			
Internal read command to first data	tAA		13.92 <sup>14</sup> (13.50) <sup>5,12</sup>	18.00	ns	12	
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min) + 2nCK	tAA(max) + 2nCK	ns	12	
ACT to internal read or write delay time	tRCD		13.92 (13.50) <sup>5,12</sup>	-	ns	12	
PRE command period	tRP		13.92 (13.50) <sup>5,12</sup>	-	ns	12	
ACT to PRE command period	tRAS		34	9 x tREFI	ns	12	
ACT to ACT or REF command period	tRC		47.92 (47.50) <sup>5,12</sup>	-	ns	12	
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11 (Optional) <sup>5</sup>	tCK(AVG)	1.5	1.6	ns	1,2,3,4, 11,14
	CL = 10	CL = 12	tCK(AVG)	Reserved		ns	1,2,3,4, 11
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved		ns	4
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4, 6
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,6
CWL = 10,12	CL = 12	CL = 14	tCK(AVG)	Reserved		ns	1,2,3,4
	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3
Supported CL Settings			9,11,12,13,14		nCK	13,14	
Supported CL Settings with read DBI			11,13,14 15,16		nCK	13	
Supported CWL Settings			9,10,11,12		nCK		

## DDR4-2133 Speed Bins and Operations

Speed Bin			DDR4-2133P		Unit	NOTE
CL-nRCD-nRP			15-15-15			
Parameter	Symbol		min	max		
Internal read command to first data	tAA		14.06 <sup>14</sup> (13.50) <sup>5,12</sup>	18.00	ns	12
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min) + 3nCK	tAA(max) + 3nCK	ns	12
ACT to internal read or write delay time	tRCD		14.06 (13.50) <sup>5,12</sup>	-	ns	12
PRE command period	tRP		14.06 (13.50) <sup>5,12</sup>	-	ns	12
ACT to PRE command period	tRAS		33	9 x tREFI	ns	12
ACT to ACT or REF command period	tRC		47.06 (46.50) <sup>5,12</sup>	-	ns	12
	Normal	Read DBI				
CWL = 9	CL = 9	CL = 11	tCK(AVG)	1.5	1.6	ns 1,2,3,4, 11,14
	CL = 10	CL = 12	tCK(AVG)	Reserved		ns 1,2,3,11
CWL = 9,11	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns 1,2,3,4, 7
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns 1,2,3,7
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns 1,2,3,4, 7
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns 1,2,3,7
CWL = 11,14	CL = 14	CL = 17	tCK(AVG)	Reserved		ns 1,2,3,4
	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns 1,2,3,4
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns 1,2,3
Supported CL Settings			(9),(11),12,(13),14,15,16		nCK	13,14
Supported CL Settings with read DBI			(11),(13),14,(15),16,18,19		nCK	
Supported CWL Settings			9,10,11,12,14		ns	12

## DDR4-2400 Speed Bins and Operations

Speed Bin			DDR4-2400T		Unit	NOTE	
CL-nRCD-nRP			17-17-17				
Parameter	Symbol		min	max			
Internal read command to first data	tAA		14.16 (13.75) <sup>5,12</sup>	18.00	ns	12	
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min) + 3nCK	tAA(max) + 3nCK	ns	12	
ACT to internal read or write delay time	tRCD		14.16 (13.75) <sup>5,12</sup>	-	ns	12	
PRE command period	tRP		14.16 (13.75) <sup>5,12</sup>	-	ns	12	
ACT to PRE command period	tRAS		32	9 x tREFI	ns	12	
ACT to ACT or REF command period	tRC		46.16 (45.75) <sup>5,12</sup>	-	ns	12	
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11 (Optional) <sup>5</sup>	tCK(AVG)	Reserved		ns	1,2,3,4,11
	CL = 10	CL = 12		1.5	1.6	ns	1,2,3,4,11
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved		ns	4
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4,8
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,8
CWL = 10,12	CL = 12	CL = 14	tCK(AVG)	Reserved		ns	4
	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4,8
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,8
CWL = 11,14	CL = 14	CL = 17	tCK(AVG)	Reserved		ns	4
	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4,8
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3,8
CWL = 12,16	CL = 15	CL = 18	tCK(AVG)	Reserved		ns	1,2,3,4
	CL = 16	CL = 19	tCK(AVG)	Reserved		ns	1,2,3,4
	CL = 17	CL = 20	tCK(AVG)	0.833	<0.937		
	CL = 18	CL = 21	tCK(AVG)	0.833	<0.937	ns	1,2,3
Supported CL Settings			10,11,12,13,14,15,16,17,18		nCK	13	
Supported CL Settings with read DBI			12,13,14,15,16,18,19,20,21		nCK		
Supported CWL Settings			9,10,11,12,14,16		nCK		

## DDR4-2666 Speed Bins and Operations

Speed Bin			DDR4-2666V		Unit	NOTE	
CL-nRCD-nRP			19-19-19				
Parameter	Symbol		min	max			
Internal read command to first data	tAA		14.25 <sup>14</sup> (13.75) <sup>5,12</sup>	18.00	ns	12	
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min) + 3nCK	tAA(max) + 3nCK	ns	12	
ACT to internal read or write delay time	tRCD		14.25 (13.75) <sup>5,12</sup>	-	ns	12	
PRE command period	tRP		14.25 (13.75) <sup>5,12</sup>	-	ns	12	
ACT to PRE command period	tRAS		32	9 x tREFI	ns	12	
ACT to ACT or REF command period	tRC		46.25 (45.75) <sup>5,12</sup>	-	ns	12	
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11	tCK(AVG)	Reserved	ns	1,2,3,4,11	
	CL = 10	CL = 12	tCK(AVG)	1.5	1.6	ns	1,2,3,11
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved	ns	4	
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4,9
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,9
CWL = 10,12	CL = 12	CL = 14	tCK(AVG)	Reserved	ns	4	
	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4,9
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,9
CWL = 11,14	CL = 14	CL = 17	tCK(AVG)	Reserved	ns	4	
	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4,9
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3,9
CWL = 12,16	CL = 15	CL = 18	tCK(AVG)	Reserved	ns	4	
	CL = 16	CL = 19	tCK(AVG)	Reserved	ns	1,2,3,4,9	
	CL = 17	CL = 20	tCK(AVG)	0.833	<0.937	ns	1,2,3,4,9
	CL = 18	CL = 21	tCK(AVG)	0.833	<0.937	ns	1,2,3
CWL = 14,18	CL = 17	CL = 20	tCK(AVG)	Reserved	ns	1,2,3,4	
	CL = 18	CL = 21	tCK(AVG)	Reserved	ns	1,2,3,4	
	CL = 19	CL = 22	tCK(AVG)	0.75	<0.833	ns	1,2,3,4
	CL = 20	CL = 23	tCK(AVG)	0.75	<0.833	ns	1,2,3
Supported CL Settings			10,(11),12,(13),14,(15),16,(17),18,19,20		nCK	13	
Supported CL Settings with read DBI			12,(13),14,(15),17,(18),19,(20),21,22,23		nCK		
Supported CWL Settings			9,10,11,12,14,16,18		nCK		

## DDR4-2933 Speed Bins and Operations

Speed Bin			DDR4-2933Y		Unit	NOTE
CL-nRCD-nRP			21-21-21			
Parameter	Symbol		min	max		
Internal read command to first data	tAA		14.32 <sup>14</sup> (13.75) <sup>5,12</sup>	18.00	ns	12
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min) + 4nCK	tAA(max) + 4nCK	ns	12
ACT to internal read or write delay time	tRCD		14.32 (13.75) <sup>5,12</sup>	-	ns	12
PRE command period	tRP		14.32 (13.75) <sup>5,12</sup>	-	ns	12
ACT to PRE command period	tRAS		32	9 x tREFI	ns	12
ACT to ACT or REF command period	tRC		46.32 (45.75) <sup>5,12</sup>	-	ns	12
	Normal	Read DBI				
CWL = 9	CL = 9	CL = 11	tCK(AVG)	Reserved	ns	1,2,3,4,11
	CL = 10	CL = 12	tCK(AVG)	1.5                      1.6	ns	1,2,3,11
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved	ns	1,2,3,4
	CL = 11	CL = 13	tCK(AVG)	1.25                      <1.5	ns	1,2,3,4,13
	CL = 12	CL = 14	tCK(AVG)	1.25                      <1.5	ns	1,2,3,15
CWL = 10,12	CL = 12	CL = 14	tCK(AVG)	Reserved	ns	1,2,3,4
	CL = 13	CL = 15	tCK(AVG)	1.071                      <1.25	ns	1,2,3,4,15
	CL = 14	CL = 16	tCK(AVG)	1.071                      <1.25	ns	1,2,3,15
CWL = 11,14	CL = 14	CL = 17	tCK(AVG)	Reserved	ns	1,2,3,4
	CL = 15	CL = 18	tCK(AVG)	0.937                      <1.071	ns	1,2,3,4,15
	CL = 16	CL = 19	tCK(AVG)	0.937                      <1.071	ns	1,2,3,15
CWL = 12,16	CL = 15	CL = 18	tCK(AVG)	Reserved	ns	1,2,3,4
	CL = 16	CL = 19	tCK(AVG)	Reserved	ns	1,2,3,4,15
	CL = 17	CL = 20	tCK(AVG)	0.833                      0.937	ns	1,2,3,4,15
	CL = 18	CL = 21	tCK(AVG)	0.833                      0.937	ns	1,2,3,15
CWL = 14,18	CL = 17	CL = 20	tCK(AVG)	Reserved	ns	1,2,3,4
	CL = 18	CL = 21	tCK(AVG)	Reserved	ns	1,2,3,4,15
	CL = 19	CL = 22	tCK(AVG)	0.75                      <0.833	ns	1,2,3,4,15
	CL = 20	CL = 23	tCK(AVG)	0.75                      <0.833	ns	1,2,3,15
CWL = 16,20	CL = 19	CL = 23	tCK(AVG)	Reserved	ns	1,2,3,4
	CL = 20	CL = 24	tCK(AVG)	Reserved	ns	1,2,3,4
	CL = 21	CL = 26	tCK(AVG)	0.682                      <0.75	ns	1,2,3,4
	CL = 22	CL = 26	tCK(AVG)	0.682                      <0.75	ns	1,2,3
Supported CL Settings			10,(11),12,(13),14,(15),16,(17),18,(19),20,21,22		nCK	13
Supported CL Settings with read DBI			12,(13),14,(15),16,(18),19,(20),21,(22),23,25,26		nCK	13
Supported CWL Settings			9,10,11,12,14,15,16,18,20		nCK	



## DDR4-3200 Speed Bins and Operations

Speed Bin			DDR4-3200AA		Unit	NOTE	
CL-nRCD-nRP			22-22-22				
Parameter	Symbol		min	max			
Internal read command to first data	tAA		13.75	18.00	ns	12	
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min) + 4nCK	tAA(max) + 4nCK	ns	12	
ACT to internal read or write delay time	tRCD		13.75	-	ns	12	
PRE command period	tRP		13.75	-	ns	12	
ACT to PRE command period	tRAS		32	9 x tREFI	ns	12	
ACT to ACT or REF command period	tRC		45.75	-	ns	12	
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11	tCK(AVG)	Reserved	ns	1,2,3,4,11	
	CL = 10	CL = 12	tCK(AVG)	Reserved	ns	1,2,3,4,11	
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved	ns	1,2,3,4	
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4,10
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,10
CWL = 10,12	CL = 12	CL = 14	tCK(AVG)	Reserved	ns	1,2,3,4	
	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4,10
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,10
CWL = 11,14	CL = 14	CL = 17	tCK(AVG)	Reserved	ns	1,2,3,4	
	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4,10
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3,10
CWL = 12,16	CL = 15	CL = 18	tCK(AVG)	Reserved	ns	1,2,3,4	
	CL = 16	CL = 19	tCK(AVG)	Reserved	ns	1,2,3,4,10	
	CL = 17	CL = 20	tCK(AVG)	0.833	<0.937	ns	1,2,3,4,10
	CL = 18	CL = 21	tCK(AVG)	0.833	<0.937	ns	1,2,3,10
CWL = 14,18	CL = 17	CL = 20	tCK(AVG)	Reserved	ns	1,2,3,4	
	CL = 18	CL = 21	tCK(AVG)	Reserved	ns	1,2,3,4,10	
	CL = 19	CL = 22	tCK(AVG)	0.75	<0.833	ns	1,2,3,4,10
	CL = 20	CL = 23	tCK(AVG)	0.75	<0.833	ns	1,2,3,10
CWL = 16,20	CL = 20	CL = 24	tCK(AVG)	Reserved	ns	1,2,3,4	
	CL = 22	CL = 26	tCK(AVG)	0.625	<0.75	ns	1,2,3,4
	CL = 24	CL = 28	tCK(AVG)	0.625	<0.75	ns	1,2,3
Supported CL Settings			10,11,12,13,14,15, 16,17,18,19,20,22, 24		nCK	13	
Supported CL Settings with read DBI			12,13,14,15,16,18, 19,20,21,22,23,24, 26, 28		nCK		
Supported CWL Settings			9,10,11,12,14,16, 18,20		nCK		

## Speed Bin Table Note

### Absolute Specification

- VDDQ = VDD = 1.20V +/- 0.06 V
- VPP = 2.5V +0.25/-0.125 V
- The values defined with above-mentioned table are DLL ON case.
- DDR4-1600, 1866, 2133, 2400, 2933 and 3200 Speed Bin Tables are valid only when Geardown Mode is disabled.

1. The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
2. tCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated from tAA following rounding algorithm defined in Section 13.5.
3. tCK(avg).MAX limits: Calculate  $tCK(avg) = tAA.MAX / CL\ SELECTED$  and round the resulting tCK(avg) down to the next valid speed bin (i.e. 1.5ns or 1.25ns or 1.071 ns or 0.937 ns or 0.833 ns). This result is tCK(avg).MAX corresponding to CL SELECTED.
4. 'Reserved' settings are not allowed. User must program a different value.
5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
6. Any DDR4-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
7. Any DDR4-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
8. Any DDR4-2400 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
9. Any DDR4-2666 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
10. Any DDR4-3200 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
11. DDR4-1600 AC timing apply if DRAM operates at lower than 1600 MT/s data rate.
12. DDR4-2400,2666,2933 and 3200Mbps speed bin support CL=10 if DRAM operate at 1333MT/s data rate.
13. Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated in the Speed Bin Tables.
14. CL number in parentheses, it means that these numbers are optional.
15. DDR4 SDRAM supports CL=9 as long as a system meets tAA(min).
16. Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be JEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed. JEDEC compliance requires meeting the parameters for a least one of the listed speed bins.

## IDD and IDDQ Specification Parameters and Test Conditions

### IDD, IPP and IDDQ Measurement Conditions


In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. Figure shows the setup and test load for IDD, IPP and IDDQ measurements.

- IDD currents (such as IDD0, IDD0A, IDD1, IDD1A, IDD2N, IDD2NA, IDD2NL, IDD2NT, IDD2P, IDD2Q, IDD3N, IDD3NA, IDD3P, IDD4R, IDD4RA, IDD4W, IDD4WA, IDD5B, IDD5F2, IDD5F4, IDD6N, IDD6E, IDD6R, IDD6A, IDD7 and IDD8) are measured as time-averaged currents with all VDD balls of the DDR4 SDRAM under test tied together. Any IPP or IDDQ current is not included in IDD currents.
- IPP currents have the same definition as IDD except that the current on the VPP supply is measured.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR4 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR4 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD, IPP and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as  $V_{IN} \leq V_{ILAC}(\max)$ .
- "1" and "HIGH" is defined as  $V_{IN} \geq V_{IHAC}(\min)$ .
- "MID-LEVEL" is defined as inputs are  $V_{REF} = V_{DD} / 2$ .
- Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table 1.
- Basic IDD, IPP and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Table 3 through Table 11.
- IDD Measurements are done after properly initializing the DDR4 SDRAM. This includes but is not limited to setting
  - RON = RZQ/7 (34 Ohm in MR1);
  - RTT\_NOM = RZQ/6 (40 Ohm in MR1);
  - RTT\_WR = RZQ/2 (120 Ohm in MR2);
  - RTT\_PARK = Disable;
  - Qoff = 0<sub>B</sub> (Output Buffer enabled) in MR1;
  - TDQS\_t disabled in MR1;
  - CRC disabled in MR2;
  - CA parity feature disabled in MR5;
  - Gear down mode disabled in MR3
  - Read/Write DBI disabled in MR5;
  - DM disabled in MR5
- Attention: The IDD, IPP and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define  $D = \{CS_n, ACT_n, RAS_n, CAS_n, WE_n\} := \{HIGH, LOW, LOW, LOW, LOW\}$ ; apply BG/BA changes when directed.
- Define  $D\# = \{CS_n, ACT_n, RAS_n, CAS_n, WE_n\} := \{HIGH, HIGH, HIGH, HIGH, HIGH\}$ ; apply invert of BG/BA changes when directed above.



**NOTE:**

1. DIMM level Output test load condition may be different from above

Figure 1 - Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements




Figure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement

**Table 1-Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns**

Symbol	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	DDR4-3200	Unit
	11-11-11	13-13-13	15-15-15	17-17-17	19-19-19	21-21-21	22-22-22	
tCK	1.25	1.071	0.937	0.833	0.75	0.682	0.625	ns
CL	11	13	15	17	19	21	22	nCK
CWL	11	12	14	16	18	20	20	nCK
nRCD	11	13	15	17	19	21	22	nCK
nRC	39	45	51	56	62	68	74	nCK
nRAS	28	32	36	39	43	47	52	nCK
nRP	11	13	15	17	19	21	22	nCK
nFAW	x4	16	16	16	16	16	16	nCK
	x8	20	22	23	26	28	31	nCK
	x16	28	28	32	36	40	44	nCK
nRRDS	x4	4	4	4	4	4	4	nCK
	x8	4	4	4	4	4	4	nCK
	x16	5	5	6	7	8	8	nCK
nRRDL	x4	5	5	6	6	7	8	nCK
	x8	5	5	6	6	7	8	nCK
	x16	6	6	7	8	9	10	nCK
tCCD_S	4	4	4	4	4	4	4	nCK
tCCD_L	5	5	6	6	7	8	8	nCK
tWTR_S	2	3	3	3	4	4	4	nCK
tWTR_L	6	7	8	9	10	11	12	nCK
nRFC 2Gb	128	150	171	193	214	235	256	nCK
nRFC 4Gb	208	243	278	313	347	382	416	nCK
nRFC 8Gb	280	327	374	421	467	514	560	nCK
nRFC 16Gb	440	514	587	661	734	807	880	nCK
TBD								nCK

**Table 2 -Basic IDD, IPP and IDDQ Measurement Conditions**

Symbol	Description
IDD0	<b>Operating One Bank Active-Precharge Current (AL=0)</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, nRC, nRAS, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> High between ACT and PRE; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 3; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 3); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 3
IDD0A	<b>Operating One Bank Active-Precharge Current (AL=CL-1)</b> <b>AL = CL-1, Other conditions:</b> see IDD0
IPP0	<b>Operating One Bank Active-Precharge IPP Current</b> <b>Same condition with IDD0</b>
IDD1	<b>Operating One Bank Active-Read-Precharge Current (AL=0)</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, nRC, nRAS, nRCD, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> High between ACT, RD and PRE; <b>Command, Address, Bank Group Address, Bank Address Inputs, Data IO:</b> partially toggling according to Table 4; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 4); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 4
IDD1A	<b>Operating One Bank Active-Read-Precharge Current (AL=CL-1)</b> <b>AL = CL-1, Other conditions:</b> see IDD1
IPP1	<b>Operating One Bank Active-Read-Precharge IPP Current</b> <b>Same condition with IDD1</b>
IDD2N	<b>Precharge Standby Current (AL=0)</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 5; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 5
IDD2NA	<b>Precharge Standby Current (AL=CL-1)</b> <b>AL = CL-1, Other conditions:</b> see IDD2N
IPP2N	<b>Precharge Standby IPP Current</b> <b>Same condition with IDD2N</b>
IDD2NT	<b>Precharge Standby ODT Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 6; <b>Data IO:</b> VSSQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> toggling according to Table 6; <b>Pattern Details:</b> see Table 6
IDDQ2NT (Optional)	<b>Precharge Standby ODT IDDQ Current</b> Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
IDD2NL	<b>Precharge Standby Current with CAL enabled</b> Same definition like for IDD2N, CAL enabled <sup>3</sup>
IDD2NG	<b>Precharge Standby Current with Gear Down mode enabled</b> Same definition like for IDD2N, Gear Down mode enabled <sup>3,5</sup>
IDD2ND	<b>Precharge Standby Current with DLL disabled</b> Same definition like for IDD2N, DLL disabled <sup>3</sup>

IDD2N_par	<b>Precharge Standby Current with CA parity enabled</b> Same definition like for IDD2N, CA parity enabled <sup>3</sup>
IDD2P	<b>Precharge Power-Down Current CKE:</b> Low; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0
IPP2P	<b>Precharge Power-Down IPP Current</b> Same condition with IDD2P
IDD2Q	<b>Precharge Quiet Standby Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0
IDD3N	<b>Active Standby Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 5; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 5
IDD3NA	<b>Active Standby Current (AL=CL-1)</b> <b>AL = CL-1, Other conditions:</b> see IDD3N
IPP3N	<b>Active Standby IPP Current</b> Same condition with IDD3N
IDD3P	<b>Active Power-Down Current</b> <b>CKE:</b> Low; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0
IPP3P	<b>Active Power-Down IPP Current</b> Same condition with IDD3P
IDD4R	<b>Operating Burst Read Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>2</sup> ; <b>AL:</b> 0; <b>CS_n:</b> High between RD; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 7; <b>Data IO:</b> seamless read data burst with different data between one burst and the next one according to Table 7; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... (see Table 7); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 7
IDD4RA	<b>Operating Burst Read Current (AL=CL-1)</b> <b>AL = CL-1, Other conditions:</b> see IDD4R
IDD4RB	<b>Operating Burst Read Current with Read DBI</b> <b>Read DBI enabled<sup>3</sup>, Other conditions:</b> see IDD4R
IPP4R	<b>Operating Burst Read IPP Current</b> Same condition with IDD4R
IDDQ4R (Optional)	<b>Operating Burst Read IDDQ Current</b> Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
IDDQ4RB (Optional)	<b>Operating Burst Read IDDQ Current with Read DBI</b> Same definition like for IDD4RB, however measuring IDDQ current instead of IDD current

IDD4W	<b>Operating Burst Write Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> High between WR; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 8; <b>Data IO:</b> seamless write data burst with different data between one burst and the next one according to Table 8; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open, WR commands cycling through banks: 0,0,1,1,2,2,... (see Table 8); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at HIGH; <b>Pattern Details:</b> see Table 8
IDD4WA	<b>Operating Burst Write Current (AL=CL-1)</b> <b>AL = CL-1, Other conditions:</b> see IDD4W
IDD4WB	<b>Operating Burst Write Current with Write DBI</b> <b>Write DBI enabled<sup>3</sup>, Other conditions:</b> see IDD4W
IDD4WC	<b>Operating Burst Write Current with Write CRC</b> <b>Write CRC enabled<sup>3</sup>, Other conditions:</b> see IDD4W
IDD4W_par	<b>Operating Burst Write Current with CA Parity</b> <b>CA Parity enabled<sup>3</sup>, Other conditions:</b> see IDD4W
IPP4W	<b>Operating Burst Write IPP Current</b> <b>Same condition with IDD4W</b>
IDD5B	<b>Burst Refresh Current (1X REF)</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL, nRFC:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> High between REF; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 9; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> REF command every nRFC (see Table 9); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 9
IPP5B	<b>Burst Refresh Write IPP Current (1X REF)</b> <b>Same condition with IDD5B</b>
IDD5F2	<b>Burst Refresh Current (2X REF)</b> <b>tRFC=tRFC_x2, Other conditions:</b> see IDD5B
IPP5F2	<b>Burst Refresh Write IPP Current (2X REF)</b> <b>Same condition with IDD5F2</b>
IDD5F4	<b>Burst Refresh Current (4X REF)</b> <b>tRFC=tRFC_x4, Other conditions:</b> see IDD5B
IPP5F4	<b>Burst Refresh Write IPP Current (4X REF)</b> <b>Same condition with IDD5F4</b>
IDD6N	<b>Self Refresh Current: Normal Temperature Range</b> <b>T<sub>CASE</sub>:</b> 0 - 85°C; <b>Low Power Array Self Refresh (LP ASR) :</b> Normal <sup>4</sup> ; <b>CKE:</b> Low; <b>External clock:</b> Off; <b>CK_t</b> and <b>CK_c#:</b> LOW; <b>CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n#,</b> <b>Command, Address, Bank Group Address, Bank Address, Data IO:</b> High; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Self-Refresh operation; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> MID-LEVEL
IPP6N	<b>Self Refresh IPP Current: Normal Temperature Range</b> <b>Same condition with IDD6N</b>
IDD6E	<b>Self-Refresh Current: Extended Temperature Range)</b> <b>T<sub>CASE</sub>:</b> 0 - 95°C; <b>Low Power Array Self Refresh (LP ASR) :</b> Extended <sup>4</sup> ; <b>CKE:</b> Low; <b>External clock:</b> Off; <b>CK_t</b> and <b>CK_c:</b> LOW; <b>CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n,</b> <b>Command, Address, Bank Group Address, Bank Address, Data IO:</b> High; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Extended Temperature Self-Refresh operation; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> MID-LEVEL
IPP6E	<b>Self Refresh IPP Current: Extended Temperature Range</b> <b>Same condition with IDD6E</b>



IDD6R	<b>Self-Refresh Current: Reduced Temperature Range</b> $T_{CASE}$ : 0 - TBD (~35-45)°C; <b>Low Power Array Self Refresh (LP ASR)</b> : Reduced <sup>4</sup> ; <b>CKE</b> : Low; <b>External clock</b> : Off; <b>CK_t</b> and <b>CK_c#</b> : LOW; <b>CL</b> : see Table 1; <b>BL</b> : 8 <sup>1</sup> ; <b>AL</b> : 0; <b>CS_n#</b> , <b>Command</b> , <b>Address</b> , <b>Bank Group Address</b> , <b>Bank Address</b> , <b>Data IO</b> : High; <b>DM_n</b> :stable at 1; <b>Bank Activity</b> : Extended Temperature Self-Refresh operation; <b>Output Buffer and RTT</b> : Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal</b> : MID-LEVEL
IPP6R	<b>Self Refresh IPP Current: Reduced Temperature Range</b> <b>Same condition with IDD6R</b>
IDD6A	<b>Auto Self-Refresh Current</b> $T_{CASE}$ : 0 - 95°C; <b>Low Power Array Self Refresh (LP ASR)</b> : Auto <sup>4</sup> ; <b>CKE</b> : Low; <b>External clock</b> : Off; <b>CK_t</b> and <b>CK_c#</b> : LOW; <b>CL</b> : see Table 1; <b>BL</b> : 8 <sup>1</sup> ; <b>AL</b> : 0; <b>CS_n#</b> , <b>Command</b> , <b>Address</b> , <b>Bank Group Address</b> , <b>Bank Address</b> , <b>Data IO</b> : High; <b>DM_n</b> :stable at 1; <b>Bank Activity</b> : Auto Self-Refresh operation; <b>Output Buffer and RTT</b> : Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal</b> : MID-LEVEL
IPP6A	<b>Auto Self-Refresh IPP Current</b> <b>Same condition with IDD6A</b>
IDD7	<b>Operating Bank Interleave Read Current</b> <b>CKE</b> : High; <b>External clock</b> : On; <b>tCK</b> , <b>nRC</b> , <b>nRAS</b> , <b>nRCD</b> , <b>nRRD</b> , <b>nFAW</b> , <b>CL</b> : see Table 1; <b>BL</b> : 8 <sup>1</sup> ; <b>AL</b> : CL-1; <b>CS_n</b> : High between ACT and RDA; <b>Command</b> , <b>Address</b> , <b>Bank Group Address</b> , <b>Bank Address Inputs</b> : partially toggling according to Table 10; <b>Data IO</b> : read data bursts with different data between one burst and the next one according to Table 10; <b>DM_n</b> : stable at 1; <b>Bank Activity</b> : two times interleaved cycling through banks (0, 1, ...7) with different addressing, see Table 10; <b>Output Buffer and RTT</b> : Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal</b> : stable at 0; <b>Pattern Details</b> : see Table 10
IPP7	<b>Operating Bank Interleave Read IPP Current</b> <b>Same condition with IDD7</b>
IDD8	<b>Maximum Power Down Current</b> <b>TBD</b>
IPP8	<b>Maximum Power Down IPP Current</b> <b>Same condition with IDD8</b>

**NOTE :**

1. Burst Length: BL8 fixed by MRS: set MR0 [A1:0=00].
2. Output Buffer Enable
  - set MR1 [A12 = 0] : Qoff = Output buffer enabled
  - set MR1 [A2:1 = 00] : Output Driver Impedance Control = RZQ/7
  - RTT\_Nom enable
  - set MR1 [A10:8 = 011] : RTT\_NOM = RZQ/6
  - RTT\_WR enable
  - set MR2 [A10:9 = 01] : RTT\_WR = RZQ/2
  - RTT\_PARK disable
  - set MR5 [A8:6 = 000]
3. CAL enabled : set MR4 [A8:6 = 001] : 1600MT/s  
   010] : 1866MT/s, 2133MT/s  
   011] : 2400MT/s  
 Gear Down mode enabled :set MR3 [A3 = 1] : 1/4 Rate  
 DLL disabled : set MR1 [A0 = 0]  
 CA parity enabled :set MR5 [A2:0 = 001] : 1600MT/s,1866MT/s, 2133MT/s  
   010] : 2400MT/s  
 Read DBI enabled : set MR5 [A12 = 1]  
 Write DBI enabled : set :MR5 [A11 = 1]
4. Low Power Array Self Refresh (LP ASR) : set MR2 [A7:6 = 00] : Normal
  - 01] : Reduced Temperature range
  - 10] : Extended Temperature range
  - 11] : Auto Self Refresh
5. IDD2NG should be measured after sync pulse(NOP) input.

**Table 3 - IDD0, IDD0A and IPP0 Measurement-Loop Pattern<sup>1</sup>**

CK_t / CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/ A16	CAS_n/ A15	WE_n/ A14	ODT	C[2:0] <sup>3</sup>	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>			
toggling	Static High	0	0	<b>ACT</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-		
			1,2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
			3,4	D_#, D_#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	7	F	0	0	-	
			...	repeat pattern 1...4 until nRAS - 1, truncate if necessary																			
			nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			...	repeat pattern 1...4 until nRC - 1, truncate if necessary																			
		1	1*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 1</b> instead																			
		2	2*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 2</b> instead																			
		3	3*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 3</b> instead																			
		4	4*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 1</b> instead																			
		5	5*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 2</b> instead																			
		6	6*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 3</b> instead																			
		7	7*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 0</b> instead																			
		8	8*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 0</b> instead																			
		9	9*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 1</b> instead																			
10	10*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 2</b> instead																					
11	11*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 3</b> instead																					
12	12*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 1</b> instead																					
13	13*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 2</b> instead																					
14	14*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 3</b> instead																					
15	15*nRC	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 0</b> instead																					

**NOTE:**

1. DQS\_t, DQS\_c are VDDQ.
2. BG1 is don't care for x16 device
3. C[2:0] are used only for 3DS device
4. DQ signals are VDDQ.

**Table 4 - IDD1, IDD1A and IPP1 Measurement-Loop Pattern<sup>a)</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] <sup>3</sup>	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>		
toggling	Static High	0	0	WR	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF	
			1	D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	-	
			2,3	D#, D#	1	1	1	1	1	1	1	0	3 <sup>2</sup>	3	0	0	0	7	F	0	-	
		1	4	WR	0	1	1	0	0	1	0	1	1	0	0	0	7	F	0	0	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00
				5	D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	-
				6,7	D#, D#	1	1	1	1	1	1	0	3 <sup>2</sup>	3	0	0	0	7	F	0	-	
		2	8-11	repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 0, BA[1:0] = 2 instead																		
		3	12-15	repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 1, BA[1:0] = 3 instead																		
		4	16-19	repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 0, BA[1:0] = 1 instead																		
		5	20-23	repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 1, BA[1:0] = 2 instead																		
		6	24-27	repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 0, BA[1:0] = 3 instead																		
		7	28-31	repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 1, BA[1:0] = 0 instead																		
		8	32-35	repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 2, BA[1:0] = 0 instead																		
		9	36-39	repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 3, BA[1:0] = 1 instead																		
		10	40-43	repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 2, BA[1:0] = 2 instead																		
11	44-47	repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 3, BA[1:0] = 3 instead																				
12	48-51	repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 2, BA[1:0] = 1 instead																				
13	52-55	repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 3, BA[1:0] = 2 instead																				
14	56-59	repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 2, BA[1:0] = 3 instead																				
15	60-63	repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 3, BA[1:0] = 0 instead																				

**NOTE:**

1. DQS\_t, DQS\_c are used according to RD Commands, otherwise VDDQ
2. BG1 is don't care for x16 device
3. C[2:0] are used only for 3DS device
4. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ.

**Table 5 - IDD2N, IDD2NA, IDD2NL, IDD2NG, IDD2ND, IDD2N\_par, IPP2,IDD3N, IDD3NA and IDD3P**

**Measurement-Loop Pattern<sup>1</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] <sup>3</sup>	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>		
toggling	Static High	0	0	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
			1	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			2	D#, D#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	0	7	F	0	0
			3	D#, D#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	0	7	F	0	0
		1	4-7	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 1</b> instead																		
		2	8-11	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 2</b> instead																		
		3	12-15	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 3</b> instead																		
		4	16-19	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 1</b> instead																		
		5	20-23	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 2</b> instead																		
		6	24-27	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 3</b> instead																		
		7	28-31	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 0</b> instead																		
		8	32-35	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 0</b> instead																		
		9	36-39	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 1</b> instead																		
		10	40-43	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 2</b> instead																		
		11	44-47	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 3</b> instead																		
		12	48-51	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 1</b> instead																		
13	52-55	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 2</b> instead																				
14	56-59	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 3</b> instead																				
15	60-63	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 0</b> instead																				

**NOTE :**

1. DQS\_t, DQS\_c are VDDQ.
2. BG1 is don't care for x16 device
3. C[2:0] are used only for 3DS device
4. DQ signals are VDDQ.

**Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Pattern<sup>1</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] <sup>3</sup>	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>		
toggling	Static High	0	0	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
			1	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			2	D#, D#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	7	F	0	0	-
			3	D#, D#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	7	F	0	0	-
		1	4-7	repeat Sub-Loop 0, but ODT = 1 and <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 1</b> instead																		
		2	8-11	repeat Sub-Loop 0, but ODT = 0 and <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 2</b> instead																		
		3	12-15	repeat Sub-Loop 0, but ODT = 1 and <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 3</b> instead																		
		4	16-19	repeat Sub-Loop 0, but ODT = 0 and <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 1</b> instead																		
		5	20-23	repeat Sub-Loop 0, but ODT = 1 and <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 2</b> instead																		
		6	24-27	repeat Sub-Loop 0, but ODT = 0 and <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 3</b> instead																		
		7	28-31	repeat Sub-Loop 0, but ODT = 1 and <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 0</b> instead																		
		8	32-35	repeat Sub-Loop 0, but ODT = 0 and <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 0</b> instead																		
		9	36-39	repeat Sub-Loop 0, but ODT = 1 and <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 1</b> instead																		
		10	40-43	repeat Sub-Loop 0, but ODT = 0 and <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 2</b> instead																		
		11	44-47	repeat Sub-Loop 0, but ODT = 1 and <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 3</b> instead																		
12	48-51	repeat Sub-Loop 0, but ODT = 0 and <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 1</b> instead																				
13	52-55	repeat Sub-Loop 0, but ODT = 1 and <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 2</b> instead																				
14	56-59	repeat Sub-Loop 0, but ODT = 0 and <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 3</b> instead																				
15	60-63	repeat Sub-Loop 0, but ODT = 1 and <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 0</b> instead																				

**NOTE :**

1. DQS\_t, DQS\_c are VDDQ.
2. BG1 is don't care for x16 device
3. C[2:0] are used only for 3DS device
4. DQ signals are VDDQ.

**Table 7 - IDD4R, IDDR4RA, IDD4RB and IDDQ4R Measurement-Loop Pattern<sup>1</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] <sup>3</sup>	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>			
toggling	Static High	0	0	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF		
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
			2,3	D#, D#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	0	7	F	0	-	
		1	4	RD	0	1	1	0	1	0	0	0	1	1	0	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00	
				5	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
				6,7	D#, D#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	0	7	F	0	-
		2	8-11	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 2</b> instead																			
		3	12-15	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 3</b> instead																			
		4	16-19	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 1</b> instead																			
		5	20-23	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 2</b> instead																			
		6	24-27	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 3</b> instead																			
		7	28-31	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 0</b> instead																			
		8	32-35	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 0</b> instead																			
		9	36-39	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 1</b> instead																			
		10	40-43	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 2</b> instead																			
11	44-47	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 3</b> instead																					
12	48-51	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 1</b> instead																					
13	52-55	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 2</b> instead																					
14	56-59	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 3</b> instead																					
15	60-63	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 0</b> instead																					

**NOTE :**

1. DQS\_t, DQS\_c are used according to RD Commands, otherwise VDDQ.
2. BG1 is don't care for x16 device
3. C[2:0] are used only for 3DS device
4. Burst Sequence driven on each DQ signal by Read Command.

**Table 8 - IDD4W, IDD4WA, IDD4WB and IDD4W\_par Measurement-Loop Pattern<sup>1</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] <sup>3</sup>	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>			
toggling	Static High	0	0	WR	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF		
			1	D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	-	
			2,3	D#, D#	1	1	1	1	1	1	1	0	3 <sup>2</sup>	3	0	0	0	0	7	F	0	-	
		1	4	WR	0	1	1	0	1	1	0	0	1	1	0	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00	
				5	D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	-
				6,7	D#, D#	1	1	1	1	1	1	1	0	3 <sup>2</sup>	3	0	0	0	0	7	F	0	-
		2	8-11	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 2</b> instead																			
		3	12-15	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 3</b> instead																			
		4	16-19	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 1</b> instead																			
		5	20-23	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 2</b> instead																			
		6	24-27	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 3</b> instead																			
		7	28-31	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 0</b> instead																			
		8	32-35	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 0</b> instead																			
		9	36-39	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 1</b> instead																			
		10	40-43	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 2</b> instead																			
11	44-47	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 3</b> instead																					
12	48-51	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 1</b> instead																					
13	52-55	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 2</b> instead																					
14	56-59	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 3</b> instead																					
15	60-63	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 0</b> instead																					

**NOTE :**

1. DQS\_t, DQS\_c are used according to WR Commands, otherwise VDDQ.
2. BG1 is don't care for x16 device
3. C[2:0] are used only for 3DS device
4. Burst Sequence driven on each DQ signal by Write Command.



**Table 9 - IDD4WC Measurement-Loop Pattern<sup>1</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] <sup>c</sup>	BG[1:0] <sup>b</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>d</sup>		
toggling	Static High	0	0	WR	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF D8=CRC	
		1,2	D, D	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	-	
		3,4	D#, D#	1	1	1	1	1	1	1	0	3 <sup>2</sup>	3	0	0	0	0	7	F	0	-	
		5	WR	0	1	1	0	1	1	1	0	1	1	0	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00 D8=CRC	
		6,7	D, D	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	-	
		8,9	D#, D#	1	1	1	1	1	1	1	0	3 <sup>2</sup>	3	0	0	0	0	7	F	0	-	
		2	10-14	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 2</b> instead																		
		3	15-19	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 3</b> instead																		
		4	20-24	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 1</b> instead																		
		5	25-29	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 2</b> instead																		
		6	30-34	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 3</b> instead																		
		7	35-39	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 0</b> instead																		
		8	40-44	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 0</b> instead																		
		9	45-49	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 1</b> instead																		
		10	50-54	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 2</b> instead																		
11	55-59	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 3</b> instead																				
12	60-64	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 1</b> instead																				
13	65-69	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 2</b> instead																				
14	70-74	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 3</b> instead																				
15	75-79	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 0</b> instead																				

For x4 and x8 only

**NOTE :**

1. DQS\_t, DQS\_c are VDDQ.
2. BG1 is don't care for x16 device.
3. C[2:0] are used only for 3DS device.
4. Burst Sequence driven on each DQ signal by Write Command.

**Table 10 - IDD5B Measurement-Loop Pattern<sup>1</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] <sup>3</sup>	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>		
toggling	Static High	0	0	REF	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-		
		1	1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
			2	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			3	D#, D#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	7	F	0	0	-
			4	D#, D#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	7	F	0	0	-
			4-7	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 1</b> instead																		
			8-11	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 2</b> instead																		
			12-15	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 3</b> instead																		
			16-19	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 1</b> instead																		
			20-23	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 2</b> instead																		
			24-27	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 3</b> instead																		
			28-31	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 0</b> instead																		
			32-35	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 0</b> instead																		
			36-39	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 1</b> instead																		
			40-43	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 2</b> instead																		
			44-47	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 3</b> instead																		
			48-51	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 1</b> instead																		
			52-55	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 2</b> instead																		
			56-59	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 3</b> instead																		
			60-63	repeat pattern 1...4, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 0</b> instead																		
			2	64 ... nRFC - 1	repeat Sub-Loop 1, Truncate, if necessary																	

**NOTE :**

1. DQS\_t, DQS\_c are VDDQ.
2. BG1 is don't care for x16 device.
3. C[2:0] are used only for 3DS device.
4. DQ signals are VDDQ.

**Table 11 - IDD7 Measurement-Loop Pattern<sup>1</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] <sup>3</sup>	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>			
toggling	Static High	0	0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-			
		1	1	RDA	0	1	1	0	1	0	0	0	0	0	0	0	1	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF		
			2	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
			3	D#	1	1	1	1	1	1	0	0	3 <sup>2</sup>	3	0	0	0	0	7	F	0	-	
			...	repeat pattern 2...3 until nRRD - 1, if nRRD > 4. Truncate if necessary																			
			1	nRRD	ACT	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	-
			nRRD + 1	RDA	0	1	1	0	1	0	0	0	0	1	1	0	0	1	0	0	0	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00
			...	repeat pattern 2 ... 3 until 2*nRRD - 1, if nRRD > 4. Truncate if necessary																			
			2	2*nRRD	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 2</b> instead																		
			3	3*nRRD	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 3</b> instead																		
			4	4*nRRD	repeat pattern 2 ... 3 until nFAW - 1, if nFAW > 4*nRRD. Truncate if necessary																		
			5	nFAW	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 1</b> instead																		
			6	nFAW + nRRD	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 2</b> instead																		
			7	nFAW + 2*nRRD	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 0, BA[1:0] = 3</b> instead																		
			8	nFAW + 3*nRRD	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 1, BA[1:0] = 0</b> instead																		
			9	nFAW + 4*nRRD	repeat Sub-Loop 4																		
			10	2*nFAW	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 0</b> instead																		
			11	2*nFAW + nRRD	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 1</b> instead																		
			12	2*nFAW + 2*nRRD	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 2</b> instead																		
			13	2*nFAW + 3*nRRD	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 3</b> instead																		
	14	2*nFAW + 4*nRRD	repeat Sub-Loop 4																				
	15	3*nFAW	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 1</b> instead																				
	16	3*nFAW + nRRD	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 2</b> instead																				
	17	3*nFAW + 2*nRRD	repeat Sub-Loop 0, use <b>BG[1:0]<sup>2</sup> = 2, BA[1:0] = 3</b> instead																				
	18	3*nFAW + 3*nRRD	repeat Sub-Loop 1, use <b>BG[1:0]<sup>2</sup> = 3, BA[1:0] = 0</b> instead																				
	19	3*nFAW + 4*nRRD	repeat Sub-Loop 4																				
	20	4*nFAW	repeat pattern 2 ... 3 until nRC - 1, if nRC > 4*nFAW. Truncate if necessary																				

**NOTE :**

1. DQS\_t, DQS\_c are VDDQ.
2. BG1 is don't care for x16 device.
3. C[2:0] are used only for 3DS device.
4. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ

## IDD Specifications (Tcase: 0 to 95°C)

### 4GB, 512Mx 64 SO-DIMM: HMA851S6CJR6N

IDD					unit	note	IPP					unit	note
Symbol	2400	2666	2933	3200			Symbol	2400	2666	2933	3200		
IDD0	176	180	TBD	TBD	mA		IPP0	38	38	TBD	TBD	mA	
IDD0A	176	184	TBD	TBD	mA		IPP1	42	42	TBD	TBD	mA	
IDD1	236	244	TBD	TBD	mA		IPP2N	13	13	TBD	TBD	mA	
IDD1A	248	256	TBD	TBD	mA		IPP2P	13	13	TBD	TBD	mA	
IDD2N	108	112	TBD	TBD	mA		IPP3N	64	64	TBD	TBD	mA	
IDD2NA	108	112	TBD	TBD	mA		IPP3P	64	64	TBD	TBD	mA	
IDD2NT	128	132	TBD	TBD	mA		IPP4R	88	88	TBD	TBD	mA	
IDD2NL	80	84	TBD	TBD	mA		IPP4W	88	88	TBD	TBD	mA	
IDD2NG	108	112	TBD	TBD	mA		IPP5B	252	252	TBD	TBD	mA	
IDD2ND	104	108	TBD	TBD	mA		IPP5F2	160	164	TBD	TBD	mA	
IDD2NP	108	112	TBD	TBD	mA		IPP5F4	140	140	TBD	TBD	mA	
IDD2P	76	80	TBD	TBD	mA		IPP6N	20	20	TBD	TBD	mA	
IDD2Q	100	100	TBD	TBD	mA		IPP6E	28	28	TBD	TBD	mA	
IDD3N	148	152	TBD	TBD	mA		IPP6R	16	20	TBD	TBD	mA	
IDD3NA	148	152	TBD	TBD	mA		IPP6A	28	28	TBD	TBD	mA	
IDD3P	120	124	TBD	TBD	mA		IPP7	92	96	TBD	TBD	mA	
IDD4R	736	800	TBD	TBD	mA		IPP8	13	13	TBD	TBD	mA	
IDD4RA	756	816	TBD	TBD	mA								
IDD4RB	756	812	TBD	TBD	mA								
IDD4W	588	640	TBD	TBD	mA								
IDD4WA	608	664	TBD	TBD	mA								
IDD4WB	560	604	TBD	TBD	mA								
IDD4WC	580	628	TBD	TBD	mA								
IDD4WP	648	708	TBD	TBD	mA								
IDD5B	784	788	TBD	TBD	mA								
IDD5F2	568	576	TBD	TBD	mA								
IDD5F4	508	516	TBD	TBD	mA								
IDD6N	84	84	TBD	TBD	mA								
IDD6E	112	112	TBD	TBD	mA								
IDD6R	56	56	TBD	TBD	mA								
IDD6A	112	112	TBD	TBD	mA								
IDD7	736	756	TBD	TBD	mA								
IDD8	48	48	TBD	TBD	mA								

## 8GB, 1Gx 64 SO-DIMM: HMA81GS6CJR8N

IDD					uni t	not e
Symbol	2400	2666	2933	3200		
IDD0	288	296	TBD	TBD	mA	
IDD0A	288	304	TBD	TBD	mA	
IDD1	360	376	TBD	TBD	mA	
IDD1A	384	400	TBD	TBD	mA	
IDD2N	216	224	TBD	TBD	mA	
IDD2NA	216	224	TBD	TBD	mA	
IDD2NT	256	264	TBD	TBD	mA	
IDD2NL	160	168	TBD	TBD	mA	
IDD2NG	216	224	TBD	TBD	mA	
IDD2ND	208	216	TBD	TBD	mA	
IDD2NP	216	224	TBD	TBD	mA	
IDD2P	152	160	TBD	TBD	mA	
IDD2Q	200	200	TBD	TBD	mA	
IDD3N	296	304	TBD	TBD	mA	
IDD3NA	296	304	TBD	TBD	mA	
IDD3P	240	248	TBD	TBD	mA	
IDD4R	928	1008	TBD	TBD	mA	
IDD4RA	952	1032	TBD	TBD	mA	
IDD4RB	952	1024	TBD	TBD	mA	
IDD4W	800	864	TBD	TBD	mA	
IDD4WA	824	896	TBD	TBD	mA	
IDD4WB	760	816	TBD	TBD	mA	
IDD4WC	784	848	TBD	TBD	mA	
IDD4WP	920	1000	TBD	TBD	mA	
IDD5B	1568	1576	TBD	TBD	mA	
IDD5F2	1136	1152	TBD	TBD	mA	
IDD5F4	1016	1032	TBD	TBD	mA	
IDD6N	168	168	TBD	TBD	mA	
IDD6E	224	224	TBD	TBD	mA	
IDD6R	112	112	TBD	TBD	mA	
IDD6A	224	224	TBD	TBD	mA	
IDD7	1120	1168	TBD	TBD	mA	
IDD8	96	96	TBD	TBD	mA	

IPP					uni t	no te
Symbol	2400	2666	2933	3200		
IPP0	44	44	TBD	TBD	mA	
IPP1	52	52	TBD	TBD	mA	
IPP2N	26	26	TBD	TBD	mA	
IPP2P	26	26	TBD	TBD	mA	
IPP3N	128	128	TBD	TBD	mA	
IPP3P	128	128	TBD	TBD	mA	
IPP4R	152	152	TBD	TBD	mA	
IPP4W	152	152	TBD	TBD	mA	
IPP5B	504	504	TBD	TBD	mA	
IPP5F2	320	328	TBD	TBD	mA	
IPP5F4	280	280	TBD	TBD	mA	
IPP6N	40	40	TBD	TBD	mA	
IPP6E	56	56	TBD	TBD	mA	
IPP6R	33	33	TBD	TBD	mA	
IPP6A	56	56	TBD	TBD	mA	
IPP7	136	144	TBD	TBD	mA	
IPP8	26	26	TBD	TBD	mA	

## 8GB, 1Gx 72 SO-DIMM: HMA81GS7CJR8N

IDD			unit	note
Symbol	2400	2666		
IDD0	324	333	mA	
IDD0A	324	342	mA	
IDD1	405	423	mA	
IDD1A	432	450	mA	
IDD2N	243	252	mA	
IDD2NA	243	252	mA	
IDD2NT	288	297	mA	
IDD2NL	180	189	mA	
IDD2NG	243	252	mA	
IDD2ND	234	243	mA	
IDD2NP	243	252	mA	
IDD2P	171	180	mA	
IDD2Q	225	225	mA	
IDD3N	333	342	mA	
IDD3NA	333	342	mA	
IDD3P	270	279	mA	
IDD4R	1044	1134	mA	
IDD4RA	1071	1161	mA	
IDD4RB	1071	1152	mA	
IDD4W	900	972	mA	
IDD4WA	927	1008	mA	
IDD4WB	855	918	mA	
IDD4WC	882	954	mA	
IDD4WP	1035	1125	mA	
IDD5B	1764	1773	mA	
IDD5F2	1278	1296	mA	
IDD5F4	1143	1161	mA	
IDD6N	189	189	mA	
IDD6E	252	252	mA	
IDD6R	126	126	mA	
IDD6A	252	252	mA	
IDD7	1260	1314	mA	
IDD8	108	108	mA	

IPP			unit	note
Symbol	2400	2666		
IPP0	50	50	mA	
IPP1	59	59	mA	
IPP2N	29	29	mA	
IPP2P	29	29	mA	
IPP3N	144	144	mA	
IPP3P	144	144	mA	
IPP4R	171	171	mA	
IPP4W	171	171	mA	
IPP5B	567	567	mA	
IPP5F2	360	369	mA	
IPP5F4	315	315	mA	
IPP6N	45	45	mA	
IPP6E	63	63	mA	
IPP6R	37	37	mA	
IPP6A	63	63	mA	
IPP7	153	162	mA	
IPP8	29	29	mA	

## 16GB, 2Gx 64 SO-DIMM: HMA82GS6CJR8N

Symbol	IDD				unit	note
	2400	2666	2933	3200		
IDD0	504	520	TBD	TBD	mA	
IDD0A	504	528	TBD	TBD	mA	
IDD1	576	600	TBD	TBD	mA	
IDD1A	600	624	TBD	TBD	mA	
IDD2N	432	448	TBD	TBD	mA	
IDD2NA	432	448	TBD	TBD	mA	
IDD2NT	512	528	TBD	TBD	mA	
IDD2NL	320	336	TBD	TBD	mA	
IDD2NG	432	448	TBD	TBD	mA	
IDD2ND	416	432	TBD	TBD	mA	
IDD2NP	432	448	TBD	TBD	mA	
IDD2P	304	320	TBD	TBD	mA	
IDD2Q	400	400	TBD	TBD	mA	
IDD3N	592	608	TBD	TBD	mA	
IDD3NA	592	608	TBD	TBD	mA	
IDD3P	480	496	TBD	TBD	mA	
IDD4R	1144	1232	TBD	TBD	mA	
IDD4RA	1168	1256	TBD	TBD	mA	
IDD4RB	1168	1248	TBD	TBD	mA	
IDD4W	1016	1088	TBD	TBD	mA	
IDD4WA	1040	1120	TBD	TBD	mA	
IDD4WB	976	1040	TBD	TBD	mA	
IDD4WC	1000	1072	TBD	TBD	mA	
IDD4WP	1136	1224	TBD	TBD	mA	
IDD5B	1784	1800	TBD	TBD	mA	
IDD5F2	1352	1376	TBD	TBD	mA	
IDD5F4	1232	1256	TBD	TBD	mA	
IDD6N	336	336	TBD	TBD	mA	
IDD6E	448	448	TBD	TBD	mA	
IDD6R	224	224	TBD	TBD	mA	
IDD6A	448	448	TBD	TBD	mA	
IDD7	1336	1392	TBD	TBD	mA	
IDD8	192	192	TBD	TBD	mA	

Symbol	IPP				unit	note
	2400	2666	2933	3200		
IPP0	70	70	TBD	TBD	mA	
IPP1	78	78	TBD	TBD	mA	
IPP2N	51	51	TBD	TBD	mA	
IPP2P	51	51	TBD	TBD	mA	
IPP3N	256	256	TBD	TBD	mA	
IPP3P	256	256	TBD	TBD	mA	
IPP4R	178	178	TBD	TBD	mA	
IPP4W	178	178	TBD	TBD	mA	
IPP5B	530	530	TBD	TBD	mA	
IPP5F2	346	354	TBD	TBD	mA	
IPP5F4	306	306	TBD	TBD	mA	
IPP6N	80	80	TBD	TBD	mA	
IPP6E	112	112	TBD	TBD	mA	
IPP6R	66	66	TBD	TBD	mA	
IPP6A	112	112	TBD	TBD	mA	
IPP7	162	170	TBD	TBD	mA	
IPP8	51	51	TBD	TBD	mA	

## 16GB, 2Gx 72 SO-DIMM: HMA82GS7CJR8N


IDD			unit	note
Symbol	2400	2666		
IDD0	567	585	mA	
IDD0A	567	594	mA	
IDD1	648	675	mA	
IDD1A	675	702	mA	
IDD2N	486	504	mA	
IDD2NA	486	504	mA	
IDD2NT	576	594	mA	
IDD2NL	360	378	mA	
IDD2NG	486	504	mA	
IDD2ND	468	486	mA	
IDD2NP	486	504	mA	
IDD2P	342	360	mA	
IDD2Q	450	450	mA	
IDD3N	666	684	mA	
IDD3NA	666	684	mA	
IDD3P	540	558	mA	
IDD4R	1287	1386	mA	
IDD4RA	1314	1413	mA	
IDD4RB	1314	1404	mA	
IDD4W	1143	1224	mA	
IDD4WA	1170	1260	mA	
IDD4WB	1098	1170	mA	
IDD4WC	1125	1206	mA	
IDD4WP	1278	1377	mA	
IDD5B	2007	2025	mA	
IDD5F2	1521	1548	mA	
IDD5F4	1386	1413	mA	
IDD6N	378	378	mA	
IDD6E	504	504	mA	
IDD6R	252	252	mA	
IDD6A	504	504	mA	
IDD7	1503	1566	mA	
IDD8	216	216	mA	

IPP			unit	note
Symbol	2400	2666		
IPP0	78	78	mA	
IPP1	87	87	mA	
IPP2N	58	58	mA	
IPP2P	58	58	mA	
IPP3N	288	288	mA	
IPP3P	288	288	mA	
IPP4R	200	200	mA	
IPP4W	200	200	mA	
IPP5B	596	596	mA	
IPP5F2	389	398	mA	
IPP5F4	344	344	mA	
IPP6N	90	90	mA	
IPP6E	126	126	mA	
IPP6R	74	74	mA	
IPP6A	126	126	mA	
IPP7	182	191	mA	
IPP8	58	58	mA	



## Module Dimensions

### 512Mx64 - HMA851S6CJR6N




**Note:**



- ±0.13 tolerance on all dimensions unless otherwise stated.

**Units: millimeters**

# 1Gx64 - HMA81GS6CJR8N



## Back




**Note:**



1. ±0.13 tolerance on all dimensions unless otherwise stated.

**Units: millimeters**

# 1Gx72 - HMA81GS7CJR8N



## Back




### Note:



1. ±0.13 tolerance on all dimensions unless otherwise stated.

Units: millimeters

## 2Gx64 - HMA82GS6CJR8N



### Back




### Note:

1.  $\pm 0.13$  tolerance on all dimensions unless otherwise stated.

Units: millimeters

## 2Gx72 - HMA82GS7CJR8N



**Note:**

1. ±0.13 tolerance on all dimensions unless otherwise stated.

**Units: millimeters**