■ MBM27128-20, MBM27128-25, MBM27128-30

UV Erasable 131,072-Bit Read Only Memory

Description

The Fujitsu MBM27128 is a high speed 131,072-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important.

A 28-pin dual in-line package or leadless chip carrier (32-pin) with a transparent lid is used to package the MBM27128. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM27128 is fabricated using N-channel double polysiticon gate technology with single transistor stacked gate cells. It is organized as 16,384 words by 8-bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in single supply systems.

Features

- Organized as 16,384 x 8 fully decoded
- Low power requirement: [550 mW (act), 193 mW (standby)]
- No clocks required (fully static operation)
- Programmable utilizing the Quick ProTM Algorithm
- Program compatible with the Intel inteligent ProgrammingTM Algorithm
- Fast Access Time:

 MBM27128-20 200 ns max.


 MBM27128-25 250 ns max.

 MBM27128-30 300 ns max.

- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Output Enable G pin provides precise control of the data bus Single +5V operation
- Standard 28-pin DIP package
 Pin compatible with Intel 27128
- Ceramic Peckage
 LCC-32C-A01

Quick ProTM is a trademark of Fujitsu Microelectronics Inc. inteligent ProgrammingTM is a trademark of Intel Corporation.

MBM27128 Block Diagram and Pin Assignments



Absolute Maximum Ratings (See Note)

Parameter	Symbol		Unit
Temperature Under Bias	TA	- 25 to +85	°C
Storage Temperature	T _{sta}	-65 to +125	°C
Inputs/Outputs with Respect to V _{SS}	VIN, VOUT	-0.6 to +7	V
V _{PP} with Respect to V _{SS}	V _{PP}	-0.6 to +22	٧
V _{CC} with Respect to V _{SS}	V _{CC}	-0.6 to +7	٧

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Functions and Pin Connections

Function (DIP Pin No.)

	Address Input	Data Q ₀ -Q ₇	Ē (20)	G (22)	P (27)	V _{CC} (28)		V _{SS}
Mode (2-10,23-26,21)		(20)	(/	(41)	(20)	(')	(14)	
Read	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	V_{CC}	V_{CC}	V _{SS}
Output Disable	Don't Care	High Z		V _{IH}	Don't Care	1/		
Output Disable	Don't Gale	riigii Z	VIL	Don't Care	$\overline{V_{IL}}$	v_{cc}	V _{CC}	v ss
Stand by	Don't Care	High Z	V _{IH}	Don't Care	Don't Care	V _{CC}	V _{CC}	Vss
Program	A _{IN}	D _{IN}	V _{IL}	V _{IH}	VIL	V _{CC}	V _{PP}	Vss
Program Verify	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	V _{CC}	V_{PP}	V _{SS}
Program Inhibit	Don't Care	High Z	V _{IH}	Don't Care	Don't Care	V _{CC}	V _{PP}	Vss

2

Capacitance

 $(T_A = 25 \,^{\circ}\text{C}, f = 1\text{MHz})$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}	_	4	6	pF
Ouput Capacitance (V _{OUT} = 0V)	C _{OUT}		8	12	pF

Recommended Operating Conditions

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
V _{CC} Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6	_	$V_{CC} + 0.6$	V	0°C to +70°C
Input High Voltage	V _{IH}	2.0		V _{CC} +1	V	
Input Low Voltage	V _{IL}	-0.1		0.8	<u>v</u>	

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

Symbol	Min	Тур	Max	Unit
li i		_	10	μА
			10	μΑ
			35	mA
			100	m <u>A</u>
			5	mA_
			0.45	V
V _{OH}	2.4			v
	I _{L1} I _{LO} I _{CC1} I _{CC2} I _{PP} V _{OL}	I _{L1} — I _{LO} — I _{CC1} — I _{CC2} — I _{PP} — V _{OL} —	I _{L1} — — — — — — — — — — — — — — — — — — —	I _{LI} — — 10 I _{LO} — — 10 I _{CC1} — — 35 I _{CC2} — — 100 I _{PP} — — 5 V _{OL} — — 0.45

AC Characteristics

(Recommended operating conditions unless otherwise noted.)

	Symbol		MBM27128- 20		MBM27128- 25		MBM27128- 30		
Parameter	Alternate	Standard*	Min	Max	Min	Max	Min	Max	Unit
Address Access Time	t _{ACC}	TAVQV		200		250		300	ns
E to Output Delay	t _{CE}	TELQV		200		250		300	ns
G to Output Delay	t _{OE}	TGLQV	*	70		100		120	ns
Address to Hold Time	t _{OH}	TAXQX	0		0		0		ns
E or G High to Output Float	t _{DF}	TGHQZ, TEHQZ	0	60	0	60	0	105	ns

AC Test Conditions

(Including programming)

Input Pulse levels: Input Rise and Fall Time:


Timing Measurement Reference Levels:

Output Load:


0.8V to 2.2V ≤ 20nsec

1.0V and 2.0V for inputs 0.8V and 2.0V for outputs

1 TTL gate and C_L = 100 pF



Operation Timing Diagram



Note 1. \overline{G} may be delayed up to TAVQV-TGLQV after falling edge of \overline{E} without impact on TAVQV. Notes 2. TGHDZ or TEHQZ is specified from \overline{G} or \overline{E} respectively, which ever occurs first.

Programming/Erasing Information

Memory Cell Description

The MBM27128 is fabricated using a single-transistor stacked gate cell construction, implemented via doublelayer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 1). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 2). In the initial state, the cell has a low threshold (V_{TH1}) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V_{TH0}), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line in Fig. 2.

Conventional Programming

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM27128 has all 131,072-bits in the "1" or high state. "0's" are loaded into the MBM27128

through the procedure of programming.

The programming mode is entered when +21V is applied to the V_{PP} pin and \bar{E} and \bar{P} are both at V_{IL} . During programming, \bar{E} is kept at V_{IL} . A $0.1\mu F$ capacitor between V_{PP} and V_{SS} is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. Eight bit patterns are placed on the respective output pins. The voltage levels should be standard TTL levels. When both

the address and data are stable, 50 msec, TTL low level pulse is applied to the P input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the P input is prohibited when programming.

Fig. 1 — Memory Cell





Fig. 2 — Memory Cell Threshold Shift



Programming/Erasure Information, continued

"Quick ProTM" Programming

In addition to the standard 50 millisecond pulse width programming procedure, the MBM27128 can be programmed with a fast programming algorithm designed by Fujitsu called Quick Pro TM. The algorithm (shown in figure 3) utilizes a sequence of 1 millisecond pulse to program each location. This algorithm will typically yield a savings of 86% in programming time per device when utilized in commercially available programmers. However, in custom programmer designs that require less overhead the savings can be even greater.

The programming mode is entered when +6V is applied to the VCC pin followed by applying +21V to VPP pin. A TTL low input must be applied to the E input and a TTL high input must be applied to the G input. After the programming voltages and TTL levels have stabilized, a sequence of 1 millisecond pulses must be applied to the P pin for programming. After each pulse, a pulse counter must be incremented and the location should be checked for accuracy. Upon verification, an additional sequence of 1 millisecond pulses equal to the present value of the pulse counter must be applied to the location to ensure proper levels of stored charge. An alternate approach to the additional pulses would be to apply a single TTL low pulse with a width equivalent to the value of the pulse counter multiplied by 1 millisecond. When the pulse counter reaches a maximum of 20, the verification procedure is skipped and a flag is set to indicate a program failure. Upon completion of programming of the entire device, a final array verification (all locations) is required. All Fujitsu devices will typically require only two 1 millisecond pulses (one initial and one additional) to reach sufficient stored charge levels.

Erasure


In order to clear all locations of their programmed contents,

it is necessary to expose the MBM27128 to an ultraviolet light source. A dosage of 15W-seconds/cm2 is required to completely erase an MBM27128. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (A) with intensity of 12,000 µW/cm2 for 15 to 20 minutes. The MBM27128 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the

MBM27128 and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the MBM27128 and such exposure should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

Figure 3. — Quick Pro™ Flow Chart



QUICK PROTM IS A TRADEMARK OF FUJITSU LIMITED

Programming Characteristics

DC Characteristics

$$\begin{split} &(T_A = 25 \pm 5\,^\circ\text{C}, \\ &V_{CC} = 5\text{V} \pm 5\% \text{ (Conventional),} \\ &V_{CC} = 6\text{V} \pm 0.25\text{V (Quick Pro}^\text{TM}) \\ &V_{PP} = 21\text{V} \pm 0.5\text{V}) \end{split}$$

Symbol	Min	Max	Unit	Test Conditions
I _{LI}	_	10	μA	V _{IN} = 5.25V/0.45V
I _{PP2}		30	mΑ	Ē = P = V _{IL}
I _{PP3}	_	5	mA	Ē = V _{IL} P = V _{IH}
I _{PP4}		5	mA	Ē = V _{IH}
I _{CC1}	_	35	mΑ	Ē = V _{IH}
I _{CC2}	_	100	mΑ	_
V _{IL}	-0.1	+0.8	٧	_
V_{IH}	2.0	V _{CC} +1	٧	_
V _{OL}	_	0.45	٧	I _{OL} = 2.1 mA
V _{OH}	2.4	_	٧	$I_{OH} = -400\mu A$
	I _{LI} I _{PP2} I _{PP3} I _{PP4} I _{CC1} I _{CC2} V _{IL} V _{IH} V _{OL}	I _{LI} — I _{PP2} — I _{PP3} — I _{PP4} — I _{CC1} — I _{CC2} — V _{IL} —0.1 V _{IH} 2.0 V _{OL} —	I _{LI} — 10 I _{PP2} — 30 I _{PP3} — 5 I _{PP4} — 5 I _{CC1} — 35 I _{CC2} — 100 V _{IL} — 0.1 +0.8 V _{IH} 2.0 V _{CC} +1 V _{OL} — 0.45	I _{LI} — 10 μA I _{PP2} — 30 mA I _{PP3} — 5 mA I _{PP4} — 5 mA I _{CC1} — 35 mA I _{CC2} — 100 mA V _{IL} — -0.1 +0.8 V V _{OL} — 0.45 V


Note 1. V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP} . Note 2. V_{PP} must not be greater than 21.5 volts including overshot. Permanent device change may occur if the device is taken out or put into socket remaining $V_{PP}=21$ volts. Also, during $\overline{E}=\overline{P}=V_{IL}$, V_{PP} must not be switched from V_{CC} to 21 volts or vise-versa.

AC Characteristics

 $\begin{array}{l} (T_A=25\pm5\,^\circ\text{C},\\ V_{CC}=5V\,\pm5\,^\circ\text{(Conventional)},\\ V_{CC}=6V\,\pm\,0.25V\,\text{(Quick Pro}^{TM)}\\ V_{PP}=21V\,\pm0.5V) \end{array}$


Symbol	Min	Тур	Max	Unit
TAVPL	2	_	_	μS
TELPL	2	_	-	μS
TDZGL -	2	_	_	μS
TDVPL	2	_	_	μS
TGHAX	0	_	_	μS
TPHDZ	2	_		μS
TGHQZ		_	130	ns
TGLQV	_		150	ns
TVPPHPL	2	_	_	μS
TPLPH	25	50	55	ms
TPLPH	0.95	1.00	1.05	ms
	TAVPL TELPL TDZGL TDVPL TGHAX TPHDZ TGHQZ TGLQV TVPPHPL TPLPH	TAVPL 2 TELPL 2 TDZGL 2 TDVPL 2 TGHAX 0 TPHDZ 2 TGHQZ - TGLQV - TVPPHPL 2 TPLPH 25	TAVPL 2 — TELPL 2 — TDZGL 2 — TDVPL 2 — TGHAX 0 — TPHDZ 2 — TGHQZ — TGLQV — TVPPHPL 2 — TPLPH 25 50	TAVPL 2 — — TELPL 2 — — TDZGL 2 — — TDVPL 2 — — TGHAX 0 — — TPHDZ 2 — — TGHQZ — — 130 TGLQV — — 150 TVPPHPL 2 — — TPLPH 25 50 55

Programming Waveform




Package Dimensions Dimensions in inches (millimeters)

28-Lead Cerdip (With Transparent Lid) Dual In-Line Package DIP-28C-C01



32-Pin Leadless Chip Carrier LCC-32C-A01



*Shape of Pin 1 index: Subject to change without notice