

# 4 Mbit (512 K x 8-Bit/256 K x 16-Bit), 3 V Boot Sector Flash

This product has been retired and is not recommended for designs. For new and current designs, S29AL008J supercedes S29AL004D. This is the factory-recommended migration path. Please refer to the S29AL008J data sheet for specifications and ordering information.

## **Distinctive Characteristics**

### **Architectural Advantages**

- Single Power Supply Operation
  - 2.7 to 3.6 volt read and write operations for battery-powered applications
- Manufactured on 200 nm Process Technology
  - Compatible with 0.32  $\mu m$  Am29LV400B and MBM29LV400T/BC
- Flexible Sector Architecture
  - One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and seven 64 Kbyte sectors (byte mode)
  - One 8 Kword, two 4 Kword, one 16 Kword, and seven 32 Kword sectors (word mode)
  - Supports full chip erase
- Unlock Bypass Program Command
  - Reduces overall programming time when issuing multiple program command sequences
- Top or Bottom Boot Block Configurations Available
- Embedded Algorithms
  - Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
  - Embedded Program algorithm automatically writes and verifies data at specified addresses
- Compatibility with JEDEC Standards
  - Pinout and software compatible with single-power supply Flas
  - Superior inadvertent write protection
- Sector Protection Features
  - A hardware method of locking a sector to prevent any program or erase operations within that sector
  - Sectors can be locked in-system or via programming equipment
  - Temporary Sector Unprotect feature allows code changes in previously locked sectors

### **Performance Characteristics**

- High Performance
  - Access times as fast as 55 ns
  - Extended temperature range (-40°C to +125°C)
- Ultra-low Power Consumption (typical values at 5 MHz)
  - 200 nA Automatic Sleep mode current
  - 200 nA standby mode current
  - 9 mA read current
  - 20 mA program/erase current
- Cycling Endurance. 1,000,000 cycles per sector typical
- Data Retention: 20 years typical

## **Package Options**

- 48-ball FBGA
- 48-pin TSOP
- 44-pin SO

### Software Features

- Data# Polling and Toggle Bits
  - Provides a software method of detecting program or erase operation completion
  - Erase Suspend/Erase Resume
    - Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation

### **Hardware Features**

- Ready/Busy# Pin (RY/BY#)
  - Provides a hardware method of detecting program or erase cycle completion
- Hardware Reset Pin (RESET#)
  - Hardware method to reset the device to reading array data

Cypress Semiconductor Corporation
Document Number: 002-01235 Rev. \*A



## **General Description**

The S29AL004D is a 4 Mbit, 3.0 volt-only Flash memory organized as 524,288 bytes or 262,144 words. The device is offered in 48-ball FBGA, 44-pin SO, and 48-pin TSOP packages. The word-wide data (x16) appears on DQ15–DQ0; the byte-wide (x8) data appears on DQ7–DQ0. This device requires only a single, 3.0 volt V<sub>CC</sub> supply to perform read, program, and erase operations. A standard EPROM programmer can also be used to program and erase the device.

This device is manufactured using Spansion's 200 nm process technology, and offers all the features and benefits of the Am29LV400B and MBM29LV400T/BC, which were manufactured using 320 nm process technology.

The standard device offers access times of 70 and 90 ns, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 3.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The **Unlock Bypass** mode facilitates faster programming times by requiring only two write cycles to program data instead of four.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle is completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

**Hardware data protection** measures include a low V<sub>CC</sub> detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The **hardware RESET# pin** terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The device offers two power-saving features. When addresses are stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both these modes.

Spansion's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.



## **Contents**

1.	Product Selector Guide	. 4
2.	Block Diagram	. 4
<b>3.</b> 3.1	Connection Diagrams	
4.	Pin Configuration	. 6
5.	Logic Symbol	
6.	Ordering Information (Standard Products)	
7.	Device Bus Operations	
8.1	Word/Byte Configuration	
8.2	Requirements for Reading Array Data	
8.3	Writing Commands/Command Sequences	
8.4	Program and Erase Operation Status	10
8.5	Standby Mode Automatic Sleep Mode	10
8.6 8.7	RESET#: Hardware Reset Pin	10 11
8.8	Output Disable Mode	11
10.1	Autoselect Mode	12
11.1	Sector Protection/Unprotection	12
	Temporary Sector Unprotect	13
11.3	Hardware Data Protection	15
12.	Command Definitions	15
	Reading Array Data	15
	Reset Command	
12.3	Autoselect Command Sequence	16
12.4	Word/Byte Program Command Sequence	17
12.6	Sector Erase Command Sequence	18
12.7	Erase Suspend/Erase Resume Commands	18
14.	Write Operation Status  DQ7: Data# Polling  RY/BY#: Ready/Busy#  D06: Toggle Bit I	20
14.1	DQ7: Data# Polling	20
14.2	DV/DV#L Deady/Dyey#	
112	RY/BY#: Ready/Busy#	21
14.4	DQ2: Toggle Bit II	22
14.4 14.5	DQ2: Toggle Bit II	22 22
14.4 14.5 14.6	DQ2: Toggle Bit II	22 22 23
14.4 14.5 14.6 14.7	DQ2: Toggle Bit II	22 22 23 23
14.4 14.5 14.6 14.7 <b>16.</b>	DQ2: Toggle Bit II	22 22 23 23 23
14.4 14.5 14.6 14.7 <b>16.</b>	DQ2: Toggle Bit II	22 22 23 23 24 25
14.4 14.5 14.6 14.7 <b>16.</b> <b>17.</b>	DQ2: Toggle Bit II	22 22 23 23 24 25 25
14.4 14.5 14.6 14.7 <b>16.</b> <b>17.</b> <b>18.</b> 18.1	DQ2: Toggle Bit II	22 22 23 23 24 25 25 26
14.4 14.5 14.6 14.7 <b>16.</b> <b>17.</b>	DQ2: Toggle Bit II	22 22 23 23 24 25 25 26 27
14.4 14.5 14.6 14.7 <b>16.</b> <b>17.</b> <b>18.</b> 18.1	DQ2: Toggle Bit II	22 22 23 23 24 25 25 26 27
14.4 14.5 14.6 14.7 <b>16.</b> <b>17.</b> <b>18.</b> 18.1 <b>19.</b>	DQ2: Toggle Bit II	22 22 23 23 24 25 25 26 27 28
14.4 14.5 14.6 14.7 <b>16.</b> <b>17.</b> 18.1 19. 21.	DQ2: Toggle Bit II	22 22 23 23 24 25 25 26 27 28 29
14.4 14.5 14.6 14.7 <b>16.</b> <b>17.</b> 18.1 19. 21.	DQ2: Toggle Bit II	22 22 23 23 24 25 25 26 27 28 29
14.4 14.5 14.6 14.7 <b>16.</b> <b>17.</b> <b>18.</b> 18.1 <b>19.</b> <b>21.</b> <b>22.</b> 22.1	DQ2: Toggle Bit II	22 22 23 23 24 25 25 26 27 28 29 32
14.4 14.5 14.6 14.7 16. 17. 18. 18.1 19. 21. 22. 22.1 25.1 28. 30.	DQ2: Toggle Bit II	22 22 23 23 24 25 26 27 28 29 29 32 37 39

4	30.2	VBK 048—48 Ball Fine-Pitch Ball Grid Array (FBGA) 8.	
4	30.3	x 6.15 mmSO 044—44-Pin Small Outline Package	
5	31.	Revision Summary	
6	-	Revision A0 (November 12, 2004)	
6		Revision A1 (February 18, 2005)	
		Revision A2 (June 1, 2005)	
7		Revision A3 (June 21, 2005)	
7		Revision A4 (May 22, 2006)	
9	31.6	Revision A5 (June 22, 2006)	43
0	31.7	Revision A6 (February 27, 2009)	43
9		or New Design	
10			
10			
10			
10		$\sim$	
11			
11		N	
12			
12 13		H	
15 15		- (	
10	<u>ر</u> (	<b>)</b> ,	
15	7 ,		
15			
15	,		
16			
17			
17			




## 1. Product Selector Guide

	Family Part Number	S29AL004D				
Speed Options	Full Voltage Range: V <sub>CC</sub> = 2.7–3.6 V	55	70	90		
Max access time, ns (t,	ACC)	55	70	90		
Max CE# access time,	ns (t <sub>CE</sub> )	55	70	90		
Max OE# access time,	ns (t <sub>OE</sub> )	25	30	35		

### Note


See AC Characteristics on page 29 for full specifications.

# 2. Block Diagram






## 3. Connection Diagrams





FBGA
Top View, Balls Facing Down



# 3.1 Special Handling Instructions for FBGA Package


Special handling is required for Flash Memory products in FBGA packages. Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

# 4. Pin Configuration

A0-A17	18 addresses
DQ0-DQ14	15 data inputs/outputs
DQ15/A-1	DQ15 (data input/output, word mode), A-1 (LSB address input, byte mode)
BYTE#	Selects 8-bit or 16-bit mode
CE#	Chip enable
OE#	Output enable
WE#	Write enable
RESET#	Hardware reset pin, active low
RY/BY#	Ready/Busy# output
V <sub>cc</sub>	3.0 volt-only single power supply (see <i>Product Selector Guide</i> on page 4 for speed options and voltage supply tolerances)
V <sub>SS</sub>	Device ground
NC	Pin not connected internally




## 5. Logic Symbol



## 6. Ordering Information (Standard Products)

This product has been retired and is not recommended for designs. For new and current designs, S29AL008J supercedes S29AL004D. This is the factory-recommended migration path. Please refer to the S29AL008J data sheet for specifications and ordering information.

Spansion standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.






	S29/	AL004D Valid Combination	ns					
Device Number	Speed Option	Package Type, Material, and Temperature Range	Model Number	Packing Type	Package Description			
	FF	TAI, TFI	01, 02					
	55	TAN, TFN	R1, R2	0, 3 (Note 1)	TS048 (Note 3)	TSOP		
	70, 90	TAI, TFI, TAN, TFN	01, 02					
		BAI, BFI	01, 02					
S29AL004D	55	BAN, BFN	R1, R2	0, 2, 3 (Note 1)	VBK048 (Note 4)	Fine-Pitch BGA		
	70, 90	BAI, BFI, BAN, BFN	01, 02			BOA		
	55	MAI, MFI	01, 02					
		MAN, MFN	R1, R2	0, 1, 3 (Note 2)	SO044 (Note 3)	SOP		
	70, 90	MAI, MFI, MAN, MFN	01, 02			.0.		
Notes	•			•	*.	(0)		
<ol> <li>Type 0 is standard.</li> </ol>	Specify other of	options as required.			C			
2. Type 1 is standard.	Specify other of	options as required.			~(2)			
3. TSOP and SOP pa	ckage marking	s omit packing type designa	ator from orderi	ng part number.	()			
4. BGA package mari	king omits leadi	ng S29 and packing type de	esignator from	ordering part numbe	r.			
	ns list config	jurations planned to b				lt your local ક		

### Notes

- 1. Type 0 is standard. Specify other options as required.
- 2. Type 1 is standard. Specify other options as required.
- 3. TSOP and SOP package markings omit packing type designator from ordering part number.
- 4. BGA package marking omits leading S29 and packing type designator from ordering part number.

### **Valid Combinations**

Valid Combinations
Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.





### 7. **Device Bus Operations**

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 8 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

					Addresses	DQ0-		DQ8-DQ15
Operation	CE#	OE#	WE#	RESET#	(Note 1)	DQ0- DQ7	BYTE# = V <sub>IH</sub>	BYTE# = V <sub>IL</sub>
Read	L	L	Н	Н	A <sub>IN</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	DQ8-DQ14 = High-Z,
Write	L	Н	L	Н	A <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	DQ15 = A-1
Standby	$V_{CC} \pm 0.3 V$	Х	Х	$V_{CC} \pm 0.3V$	Х	High-Z	High-Z	High-Z
Output Disable	L	Н	Н	Н	Х	High-Z	High-Z	High-Z
Reset	Х	Х	Х	L	Х	High-Z	High-Z	High-Z
Sector Protect (Note 2)	L	Н	L	V <sub>ID</sub>	Sector Address, A6 = L, A1 = H, A0 = L	D <sub>IN</sub>	No.	Х
Sector Unprotect (Note 2)	L	Н	L	V <sub>ID</sub>	Sector Address, A6 = H, A1 = H, A0 = L	D <sub>IN</sub>	х	Х
Temporary Sector Unprotect	X	Х	Х	V <sub>ID</sub>	A <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	High-Z

Table 8. S29AL004D Device Bus Operations

### Leaend

 $L = Logic Low = V_{IL}$ 

 $H = Logic High = V_{IH}$  $V_{ID} = 12.0 \pm 0.5 \text{ V}$ 

X = Don't Care

 $A_{IN} = Address In$ 

 $D_{IN} = Data In$ 

 $D_{OUT} = Data Out$ 

### Notes

- 1. Addresses are A17:A0 in word mode (BYTE# =  $V_{IH}$ ), A17:A-1 in byte mode (BYTE# =  $V_{IL}$ ).
- 2. The sector protect and sector unprotect functions that also be implemented via programming equipment. See Sector Protection/Unprotection on page 12.

### Word/Byte Configuration 8.1

The BYTE# pin controls whether the device data I/O pins DQ15-DQ0 operate in the byte or word configuration. If the BYTE# pin is set at logic 1, the device is in word configuration, DQ15-DQ0 are active and controlled by CE# and OE#.

If the BYTE# pin is set at logic 0, the device is in byte configuration, and only data I/O pins DQ0-DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8-DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

### 8.2 Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to V<sub>IL</sub>. CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at V<sub>IH</sub>. The BYTE# pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.



See Reading Array Data on page 15 for more information. Refer to the AC Read Operations on page 29 for timing specifications and to Figure 23.1 on page 29 for the timing diagram. I<sub>CC1</sub> in DC Characteristics on page 25 represents the active current specification for reading array data.

## 8.3 Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to  $V_{II}$ , and OE# to  $V_{IH}$ .

For program operations, the BYTE# pin determines whether the device accepts program data in bytes or words. Refer to *Word/Byte Configuration* on page 9 for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. The *Word/Byte Program Command Sequence* on page 16 has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Table 9 on page 11 and Table 10 on page 11 indicate the address space that each sector occupies. A sector address consists of the address bits required to uniquely select a sector. The Command Definitions on page 15 has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to *Autoselect Mode* on page 12 and *Autoselect Command Sequence* on page 16 for more information.

I<sub>CC2</sub> in *DC Characteristics* on page 25 represents the active current specification for the write mode. The *AC Characteristics* on page 29 contains timing specification tables and timing diagrams for write operations.

## 8.4 Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and I<sub>CC</sub> read specifications apply. Refer to *Write Operation Status* on page 20 for more information, and to *AC Characteristics* on page 29 for timing diagrams.

## 8.5 Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at  $V_{CC} \pm 0.3$  V. (Note that this is a more restricted voltage range than  $V_{IH}$ .) If CE# and RESET# are held at  $V_{IH}$ , but not within  $V_{CC} \pm 0.3$  V, the device is in the standby mode, but the standby current is greater. The device requires standard access time ( $t_{CE}$ ) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

In the DC Characteristics on page 25 table, I<sub>CC3</sub> and I<sub>CC4</sub> represents the standby current specification.

## 8.6 Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for  $t_{ACC}$  + 30 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.  $I_{CC4}$  in *DC Characteristics* on page 25 represents the automatic sleep mode current specification.

Document Number: 002-01235 Rev. \*A Page 10 of 46

Page 11 of 46



### 8.7 RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t<sub>RP</sub>, the device **immediately terminates** any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS}\pm0.3$  V, the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS}\pm0.3$  V, the standby current is greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a 0 (busy) until the internal reset operation is complete, which requires a time of  $t_{READY}$  (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is 1), the reset operation is completed within a time of  $t_{READY}$  (not during Embedded Algorithms). The system can read data  $t_{RH}$  after the RESET# pin returns to  $V_{IH}$ .

Refer to the tables in AC Characteristics on page 29 for RESET# parameters and to Figure 24.1 on page 30 for the timing diagram.

## 8.8 Output Disable Mode

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The output pins are placed in the high impedance state.

Address Range (in hexadecimal) Sector Size Sector A16 A14 A13 A17 A15 A12 (Kbytes/Kwords (x8) Address Range (x16) Address Range 00000h-0FFFh SA<sub>0</sub> 0 0 0 Χ Χ Χ 00000h-07FFFh SA1 0 1 Χ Χ Χ 64/32 10000h-1FFFFh 08000h-0FFFh 0 64/32 SA2 0 1 0 Χ Χ Χ 20000h-2FFFFh 10000h-17FFFh SA3 0 1 Χ Χ Χ 64/32 30000h-3FFFFh 18000h-1FFFFh 1 SA4 Х Х 0 0 Х 64/32 40000h-4FFFFh 20000h-27FFFh SA5  $(\mathbf{x})$ 1 0 1 Χ Χ 64/32 50000h-5FFFFh 28000h-2FFFFh X SA6 1 1 0 Х 64/32 60000h-6FFFFh 30000h-37FFFh 0 Χ 32/16 70000h-7FFFFh 38000h-38FFFh SA7 1 1 1 SA8 1 1 1 0 n 8/4 78000h-79FFFh 3C000h-3CFFFh SA9 1 1 1 0 1 8/4 7A000h-7BFFFh 3D000h-3DFFFh SA10 1 1 1 Χ 16/8 7C000h-7FFFFh 3E000h-3FFFFh

Table 9. S29AL004D Top Boot Block Sector Addresses

Note

The address range is A17:A-1 in byte mode and A17:A0 in word mode. See Word/Byte Configuration on page 9.

Table 10. S29AL004D Bottom Boot Block Sector Addresses

							Sector Size	Address Range	(in hexadecimal)
Sector	A17	A16	A15	A14	A13	A12	(Kbytes/ Kwords)	(x8) Address Range	(x16) Address Range
SA0	0	0	0	0	0	Х	16/8	00000h-03FFFh	00000h-01FFFh
SA1	0	0	0	0	1	0	8/4	04000h-05FFFh	02000h-02FFFh
SA2	0	0	0	0	1	1	8/4	06000h-07FFFh	03000h-03FFFh
SA3	0	0	0	1	Х	Х	32/16	08000h-0FFFFh	04000h-07FFFh
SA4	0	0	1	X	Х	Х	64/32	10000h-1FFFFh	08000h-0FFFFh
SA5	0	1	0	Х	Х	Х	64/32	20000h-2FFFFh	10000h-17FFFh
SA6	0	1	1	X	Х	Х	64/32	30000h-3FFFFh	18000h-1FFFFh
SA7	1	0	0	X	Х	Х	64/32	40000h-4FFFFh	20000h-27FFFh



		Sector Size	Sector Size	Address Range	(in hexadecimal)				
Sector	A17	A16	A15	A14	A13	A12	(Kbytes/ Kwords)	(x8) Address Range	(x16) Address Range
SA8	1	0	1	Х	Х	Х	64/32	50000h-5FFFFh	28000h-2FFFFh
SA9	1	1	0	Х	Х	Х	64/32	60000h-6FFFFh	30000h-37FFFh
SA10	1	1	1	Х	Х	Х	64/32	70000h-7FFFFh	38000h-3FFFFh

Table 10. S29AL004D Bottom Boot Block Sector Addresses

The address range is A17:A-1 in byte mode and A17:A0 in word mode. See Word/Byte Configuration on page 9.

### 10.1 Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V<sub>ID</sub> (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in Table 11. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Table 9 on page 11 and Table 10 on page 11). Table 11 on page 12 shows the remaining address bits that are don't care. When all necessary bits are set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 12.2 on page 19. This method does not require  $V_{ID}$ . See *Command Definitions* on page 15 for details on using the autoselect mode.

A11 DQ8 DQ7 A17 48 Α4 **A3** Description CE# OE# WE# Α6 A0 Mode to to **A1** to łо to to to Α5 **DQ15** A12 A10 Δ7 A2 DQ0 Χ Manufacturer ID: Spansion L Н Χ Χ L L L L Х 01h Device ID: Word Н 22h R9h 1 L S29AL004D  $V_{ID}$ Χ L Χ L L Н L L Χ B9h Byte (Top Boot Block) Device ID: L L 22h BAh S29AL004D Χ Х  $V_{ID}$ Χ L Χ L L Н (Bottom Boot Byte L Χ BAh Block) 01hΧ (protected) Sector Protection SA Χ  $\rm V_{\rm ID}$ Χ Χ L Н ı Verification 00hХ (unprotected)

Table 11. S29AL004D Autoselect Codes (High Voltage Method)

### Legend

 $L = Logic\ Low = V_{IL}$ 

 $H = Logic High = V_{IH}$ 

SA = Sector Address

X = Don't care.

## 11.1 Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors.

The device is shipped with all sectors unprotected. Spansion offers the option of programming and protecting sectors at its factory prior to shipping the device through Spansion's ExpressFlash™ Service. Contact an Spansion representative for details.

It is possible to determine whether a sector is protected or unprotected. See Autoselect Mode on page 12 for details.



Sector Protection/unprotection can be implemented via two methods.

The primary method requires  $V_{ID}$  on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 11.2 on page 14 shows the algorithms and Figure 26.2 on page 36 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle.

The alternate method intended only for programming equipment requires V<sub>ID</sub> on address pin A9 and OE#. This method is compatible with programmer routines written for earlier 3.0 volt-only Spansion flash devices.

## 11.2 Temporary Sector Unprotect

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET# pin to  $V_{ID}$ . During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once  $V_{ID}$  is removed from the RESET# pin, all the previously protected sectors are protected again.

Figure 11.1 shows the algorithm and Figure 26.1 on page 35 shows the timing diagrams, for this feature.

RESET# = V<sub>ID</sub> (Note t)

Perform Frase or Program Operations

RESET# = V<sub>IH</sub>

Temporary Sector Unprotect Completed (Note 2)

Figure 11.1 Temporary Sector Unprotect Operation

### Notes

- 1. All protected sectors unprotected.
- 2. All previously protected sectors are protected once again.






Figure 11.2 In-System Sector Protect/Sector Unprotect Algorithms



### 11.3 Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 12.2 on page 19 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during  $V_{CC}$  power-up and power-down transitions, or from system noise.

## 11.3.1 Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

### 11.3.2 Write Pulse Glitch Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

## 11.3.3 Logical Inhibit

Write cycles are inhibited by holding any one of  $OE\#=V_{IL}$ ,  $CE\#=V_{IH}$  or  $WE\#=V_{IH}$ . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

### 11.3.4 Power-Up Write Inhibit

If WE# = CE# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

## 12. Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. Figure 12.2 on page 19 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the appropriate timing diagrams in *AC Characteristics* on page 29.

# 12.1 Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See *Erase Suspend/Erase Resume Commands* on page 18 for more information on this mode.

The system *must* issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See *Reset Command* on page 15.

See also *Requirements for Reading Array Data* on page 9 for more information. The *Read Operations* on page 29 provides the read parameters, and Figure 23.1 on page 29 shows the timing diagram.

## 12.2 Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

Document Number: 002-01235 Rev. \*A Page 15 of 46



The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

## 12.3 Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. Table 12.2 on page 19 shows the address and data requirements. This method is an alternative to that shown in Table 11 on page 12, which is intended for PROM programmers and requires V<sub>ID</sub> on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h retrieves the manufacturer code. A read cycle at address XX01h in word mode (or 02h in byte mode) returns the device code. A read cycle containing a sector address (SA) and the address 02h in word mode (or 04h in byte mode) returns 01h if that sector is protected, or 00h if it is unprotected. Refer to Table 9 on page 11 and Table 10 on page 11 for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

## 12.4 Word/Byte Program Command Sequence

The system may program the device by word or byte, depending on the state of the BYTE# pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 12.2 on page 19 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. See *Write Operation Status* on page 20 for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the programming operation. The program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a 0 back to a 1. Attempting to do so may halt the operation and set DQ5 to 1, or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read shows that the data is still 0. Only erase operations can convert a 0 to a 1.

## 12.4.1 Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program bytes or words to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 12.2 on page 19 shows the requirements for the command sequence.

Document Number: 002-01235 Rev. \*A Page 16 of 46



During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data 90h; the second cycle the data 00h (F0h). Addresses are don't care for both cycles. The device then returns to reading array data.

Figure 12.1 illustrates the algorithm for the program operation. See Table 25 on page 30 for parameters, and Figure 25.3 on page 32 for timing diagrams.




Figure 12.1 Program Operation

Note

See Table 13 on page 19 for program command sequence.

# 12.5 Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 12.2 on page 19 shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a **hardware reset** during the chip erase operation immediately terminates the operation. The Chip Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See *Write Operation Status* on page 20 for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 12.2 on page 19 illustrates the algorithm for the erase operation. See Table 25 on page 30 for parameters and Figure 25.4 on page 33 for timing diagrams.



## 12.6 Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. Table 12.2 on page 19 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 µs, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50 µs, the system need not monitor DQ3. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data. The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See DQ3: Sector Erase Timer on page 23). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a **hardware reset** during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to *Write Operation Status* on page 20 for information on these status bits.

Figure 12.2 on page 19 illustrates the algorithm for the erase operation. Refer to Table 25 on page 30 for parameters, and to Figure 25.4 on page 33 for timing diagrams.

## 12.7 Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are *don't-cares* when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20  $\mu$ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation is suspended, the system can read array data from or program data to any sector not selected for erasure. (The device *erase suspends* all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See *Write Operation Status* on page 20 for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See *Write Operation Status* on page 20 for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See *Autoselect Command Sequence* on page 16 for more information.

Document Number: 002-01235 Rev. \*A Page 18 of 46



The system must write the Erase Resume command (address bits are *don't care*) to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.

Write Erase
Command Sequence

Data Poll
from System

Embedded
Erase
algorithm
in progress

Erasure Completed

Figure 12.2 Erase Operation

### Notes

- 1. See Sector Erase Command Sequence on page 18 for erase command sequence.
- 2. See DQ3: Sector Erase Timer on page 23 for more information.

Table 13. S29AL004D Command Definitions

	Command		s			76	)	Bus	Cycles	(Notes 2-5)					
	Sequence		Cycles	Fire	st	Seco	Second		i	Fou	rth	Fif	th	Six	th
	(Note 1)		S	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Rea	ad (Note 6)		1	RA	RD										
Res	set (Note 7)		1	XXX	<b>⊃</b> F0										
	Manufacturer ID	Word	4	555	AA	2AA	- 55	555	90	X00	01				
	Manufacturer ID	Byte	X	AAA	AA	555	33	AAA	30	700	01				
	Device ID,	Word	Q	555	AA	2AA	55	555	90	X01	22B9				
	Top Boot Block	Byte	4	AAA	AA	555	33	AAA	90	X02	B9				
	Device ID,	Word	4	555	AA	2AA	- 55	555	90	X01	22BA				
8 8	Bottom Boot Block	Byte	4	AAA	~~	555	33	AAA	30	X02	BA				
Autoselect (Note 8)		Word	ord	555		2AA		555		(SA)X02	XX00				
ect (	Sector Protect Verify	VVOIG	4	333	AA	ZAA	55	333	90	(SA)/\(\)\(\)	XX01				
osel	(Note 9)	Byte	4	AAA	~~	555	33	AAA	30	(SA)X04	00				
Aut		Буге		AAA		555		AAA		(SA)/\04	01				
Dro	gram	Word	4	555	AA	2AA	- 55	555	- A0	PA	PD				
FIO	gram	Byte	4	AAA	~~	555	33	AAA	Αυ	FA	FD				
Lini	ock Bypass	Word	3	555	AA	2AA	- 55	555	- 20						
UIII	our bypass	Byte		AAA	- ~~	555	33	AAA	20						
Unl	ock Bypass Program (Note 10	0)	2	XXX	A0	PA	PD								
Unl	ock Bypass Reset (Note 11)		2	XXX	90	XXX	00 (F0h)								



Table 13	S2941	004D	Command	Definitions

Chip Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Chip Erase	Byte	b	AAA	AA	555	55	AAA	80	AAA	Ą	555	55	AAA	10
Sector Erase	Word	9	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Sector Erase	Byte	0	AAA	AA	555	55	AAA	80	AAA	AA	555	55	SA	30
Erase Suspend (Note 12)		1	XXX	В0										
Erase Resume (Note 13)		1	XXX	30										

### Legend

X = Don't care

RA = Address of the memory location to be read

RD = Data read from location RA during read operation, and

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

N Desidi SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A17-A12 uniquely select any sector.

### Notes

- 1. See Table 8 on page 9 for description of bus operations.
- All values are in hexadecimal.
- 3. Except when reading array or autoselect data, all bus cycles are write operations
- 4. Data bits DQ15-DQ8 are don't cares for unlock and command cycles.
- 5. Address bits A17-A11 are don't cares for unlock and command cycles, unless PA or SA required.
- 6. No unlock or command cycles required when reading array data.
- 7. The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).
- 8. The fourth cycle of the autoselect command sequence is a read cycle.
- 9. The data is 00h for an unprotected sector and 01h for a protected sector. See ommand Sequence on page 16 for more information.
- 10. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 11. The Unlock Bypass Reset command is required to return to reading array data when the device is in the unlock bypass mode.
- 12. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- 13. The Erase Resume command is valid only during the Erase

# 14. Write Operation Status

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 15 on page 24 and the following subsections describe the functions of these bits. DQ7, RY/BY#, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

## DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then the device returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a 0 on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a 1 on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to 1; prior to this, the device outputs the complement, or 0. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.



After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 µs, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7–DQ0 on the *following* read cycles. This is because DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. Figure 25.6 on page 34 illustrates this.

Table 15 on page 24 shows the outputs for Data# Polling on DQ7. Figure 14.1 on page 21 shows the Data# Polling algorithm.




Figure 14.1 Data# Polling Algorithm

### Notes

## 14.2 RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V<sub>CC</sub>.

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

Table 15 on page 24 shows the outputs for RY/BY#. Figure 23.1 on page 29, Figure 24.1 on page 30, Figure 25.3 on page 32, and Figure 25.4 on page 33 shows RY/BY# for read, reset, program, and erase operations, respectively.

<sup>1.</sup> VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.

<sup>2.</sup> DQ7 should be rechecked even if DQ5 = 1 because DQ7 may change simultaneously with DQ5.



## 14.3 DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. (The system may use either OE# or CE# to control the read cycles.) When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 µs, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see DQ7: Data# Polling on page 20).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 µs after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 15 on page 24 shows the outputs for Toggle Bit I on DQ6. Figure 14.2 on page 23 shows the toggle bit algorithm. Figure 25.7 on page 34 shows the toggle bit timing diagrams. Figure 25.8 on page 34 shows the differences between DQ2 and DQ6 in graphical form. See also DQ2: Toggle Bit II on page 22.

## 14.4 DQ2: Toggle Bit II

The *Toggle Bit II* on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that are selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 15 on page 24 to compare outputs for DQ2 and DQ6.

Figure 14.2 on page 23 shows the toggle bit algorithm in flowchart form, and the section *DQ2: Toggle Bit II* on page 22 explains the algorithm. See also the *DQ6: Toggle Bit II* on page 22 subsection. Figure 25.7 on page 34 shows the toggle bit timing diagram. Figure 25.8 on page 34 shows the differences between DQ2 and DQ6 in graphical form.

# 14.5 Reading Toggle Bits DQ6/DQ2

Refer to Figure 14.2 on page 23 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see DQ5: Exceeded Timing Limits on page 23). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 14.2 on page 23)



## 14.6 DQ5: Exceeded Timing Limits


DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a 1. This is a failure condition that indicates the program or erase cycle was not successfully completed.

The DQ5 failure condition may appear if the system tries to program a 1 to a location that is previously programmed to 0. **Only an erase operation can change a** 0 back to a 1. Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a 1.

Under both these conditions, the system must issue the reset command to return the device to reading array data.

### 14.7 DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from 0 to 1. The system may ignore DQ3 if the system can guarantee that the time between additional sector erase commands is always less than 50 µs. See also the Sector Erase Command Sequence on page 18.



Notes

- 1. Read toggle bit twice to determine whether or not it is toggling. See text.
- 2. Recheck toggle bit because it may stop toggling as DQ5 changes to 1. See text.



After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is 1, the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is 0, the device accepts additional sector erase commands. To ensure the command is accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 15 shows the outputs for DQ3.

Table 15. Write Operation Status

	Operation	DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#
Standard	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
Mode	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	0
Erase	Reading within Erase Suspended Sector	1	No toggle	0	N/A	Toggle	) 1
Suspend Mode	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program	DQ7#	Toggle	0	N/A	N/A	0

### Notes

- DQ5 switches to 1 when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See DQ5: Exceeded Timing Limits
  on page 23 for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

## 16. Absolute Maximum Ratings

Storage Temperature Plastic Packages-65°C to +150°C

Ambient Temperature with Power Applied-65°C to +125°C

Voltage with Respect to Ground V<sub>CC</sub> (Note 1)-0.5 V to +4.0 V

A9, OE#, and RESET# (Note 2)-0.5 V to +12.5\_

All other pins (Note 1) -0.5 V to V<sub>CC</sub>+0.5 V

Output Short Circuit Current (Note 3)200 mA

### Notes

- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See
  Figure 17.1 on page 25. Maximum DC voltage on input or I/O pins is V<sub>CC</sub> +0.5 V. During voltage transitions, input or I/O pins may overshoot to V<sub>CC</sub> +2.0 V for periods
  up to 20 ns. See Figure 17.2 on page 25.
- 2. Minimum DC input voltage on pins A9, OE#, and RESET# is -0.5 V. During voltage transitions, A9, OE#, and RESET# may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 17.1 on page 25. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 4. Stresses above those listed under Absolute Maximum Ratings on page 24 may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.



# 17. Operating Ranges

Industrial (I) Devices

Ambient Temperature (T<sub>A</sub>) -40°C to +85°C

**Extended (N) Devices** 

Ambient Temperature (T<sub>A</sub>) -40°C to +125°C

V<sub>CC</sub> Supply Voltages V<sub>CC</sub> for full voltage range +2.7 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Figure 17.1 Maximum Negative Overshoot Waveform





Figure 17.2 Maximum Positive Overshoot Waveform



# 18. DC Characteristics

Parameter	Description	Test Condition	ns	Min	Тур	Max	Unit
l <sub>LI</sub>	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$				±1.0	μΑ
I <sub>LIT</sub>	A9 Input Load Current	V <sub>CC</sub> = V <sub>CC max</sub> ; A9 = 12.	5 V			35	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$			±1.0	μΑ	
	V <sub>CC</sub> Active Read Current (Notes 1, 2)	CE# = V <sub>IL,</sub> OE# <sub>=</sub> V <sub>IH,</sub> Byte Mode	10 MHz		18	35	
			5 MHz		9	16	mA
			1 MHz		2	4	
I <sub>CC1</sub>		CE# = V <sub>IL</sub> , OE# <sub>=</sub> V <sub>IH</sub> , Word Mode	10 MHz		15	30	ma
			5 MHz		9	16	
		Troit a mode	1 MHz		2	4	
I <sub>CC2</sub>	V <sub>CC</sub> Active Write Current (Notes 2, 3, 6)	CE# = V <sub>IL,</sub> OE# <sub>=</sub> V <sub>IH</sub>			20	35	mA
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current (Notes 2, 4)	CE#, RESET# = V <sub>CC</sub> ±0.3 V			0.2	5	μA
I <sub>CC4</sub>	V <sub>CC</sub> Reset Current (Notes 2, 4)	RESET# = V <sub>SS</sub> ± 0.3 V			0.2	5	μA




Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I <sub>CC5</sub>	Automatic Sleep Mode (Notes 2, 4, 5)	$V_{IH} = V_{CC} \pm 0.3 \text{ V};$ $V_{IL} = V_{SS} \pm 0.3 \text{ V}$		0.2	5	μA
$V_{IL}$	Input Low Voltage		-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage		0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>ID</sub>	Voltage for Autoselect and Temporary Sector Unprotect	V <sub>CC</sub> = 3.3 V	11.5		12.5	٧
V <sub>OL</sub>	Output Low Voltage	$I_{OL}$ = 4.0 mA, $V_{CC}$ = $V_{CC min}$			0.45	V
V <sub>OH1</sub>	Output High Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC \text{ min}}$	2.4			V
V <sub>OH2</sub>	Output riigii voitage	$I_{OH} = -100 \mu A$ , $V_{CC} = V_{CC min}$	V <sub>CC</sub> -0.4			
$V_{LKO}$	Low V <sub>CC</sub> Lock-Out Voltage		2.3		2.5	V

### Notes

- 1. The  $I_{\rm CC}$  current listed is typically less than 2 mA/MHz, with OE# at V $_{\rm IH}$ . Typical V $_{\rm CC}$  is 3.0 V.
- 2. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CCmax}$ .
- 3.  $I_{CC}$  active while Embedded Erase or Embedded Program is in progress.
- 4. At extended temperature range (>+85°C), typical current is 5μA and maximum current is 10μA.
- 5. Automatic sleep mode enables the low power mode when addresses remain stable for  $t_{\rm ACC}$  + 30 ns.
- 6. Not 100% tested.

### 18.1 **Zero Power Flash**

Hem Design



## Note

Addresses are switching at 1 MHz.







Figure 18.2 Typical I<sub>CC1</sub> vs. Frequency

**Note**  $T = 25 \,{}^{\circ}C$ 

## 19. Test Conditions



Note

Nodes are IN3064 or equivalent.



Table 20. Test Specifications

Test Condition	55	70	90	Unit			
Output Load		1 TTL gate					
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30	30	100	pF			
Input Rise and Fall Times		5					
Input Pulse Levels		0.0 or V <sub>CC</sub>					
Input timing measurement reference levels		0.5V <sub>CC</sub>					
Output timing measurement reference levels		0.5V <sub>CC</sub>					

# 21. Key to Switching Waveforms

Waveform	Inputs	Outputs								
		Steady								
	Ch	anging from H to L								
_////	Ch	anging from L to H								
XXXXXX	Don't Care, Any Change Permitted	Changing, State Unknown								
$\longrightarrow$ $\longleftarrow$	Does Not Apply	Center Line is High Impedance State (High Z)								
V	Figure 21.1 Input Waveforms and Measurement Levels									





## 22. AC Characteristics

# 22.1 Read Operations

Table 23. Read Operations

Param	eter	Door	a windia n			Speed Options			
JEDEC	Std	Desc	Description			55	70	90	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time (Note		Min	55	70	90		
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay	CE# = V <sub>IL</sub> OE# = V <sub>IL</sub>	Max	55	70	90		
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Output De	OE# = V <sub>IL</sub>	Max	55	70	90		
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output		Max	25	30	35		
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output Hi	gh Z (Note 1)		Max		16	9	
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Output	High Z (Note 1)		Max		16	10	ns
	t <sub>SR/W</sub>	Latency Between Read a	nd Write Operations		Min		20		
		Output Enable	Read		Min	<	0		
	t <sub>OEH</sub>	Hold Time (Note 1)	Toggle and Data# Polling		Min	4	10		
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold Time From A Whichever Occurs First (			Min	S	0		

### Notes

- 1. Not 100% tested.
- 2. See Figure 19.1 on page 27 and Table 20 on page 28 for test specifications.

t<sub>RC</sub> . Addresses Addresses Stable <sup>t</sup>ACC CE# < toE → OE# <sup>t</sup>OEH WE# tCE → toh HIGH Z HIGH Z Outputs Output Valid RESET# RY/BY#

Figure 23.1 Read Operations Timings



Table 24. Hardware Reset (RESET#)

Param	eter	Description		All Speed Options	
JEDEC	Std	Description	Test Setup	All Speed Options	Unit
	t <sub>READY</sub>	RESET# Pin Low (During Embedded Algorithms) to Read or Write (See Note)	Max	20	μs
	t <sub>READY</sub>	RESET# Pin Low (NOT During Embedded Algorithms) to Read or Write (See Note)	Max	500	ns
	t <sub>RP</sub>	RESET# Pulse Width		500	ns
	t <sub>RH</sub>	RESET# High Time Before Read (See Note)	Min	50	ns
	t <sub>RPD</sub>	RESET# Low to Standby Mode	IVIIII	20	μs
	t <sub>RB</sub>	RY/BY# Recovery Time		0	ns

Not 100% tested.




Table 25. Word/Byte Configuration (BYTE#)

Parameter		Description	SI	3			
JEDEC	Std	Description	55	70	90	Unit	
	t <sub>ELFL</sub> /t <sub>ELFH</sub>	CE# to BYTE# Switching Low or High	Max	5			
	t <sub>FLQZ</sub>	BYTE# Switching Low to Output HIGH Z	Max	16		ns	
	t <sub>FHQV</sub>	BYTE# Switching High to Output Active Min 55 70 90		90			






Figure 25.1 BYTE# Timings for Read Operations

Refer to Erase/Program Operations on page 32 for  $t_{AS}$  and  $t_{AH}$  specifications.



### **Erase/Program Operations** 25.1

Param	neter	5			Sp	peed Optio	ns	
JEDEC	Std	Description			55	70	90	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)			55	70	90	
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time		0				
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time		45				
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time		35	35	45		
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time				0		
	t <sub>OES</sub>	Output Enable Setup Time		Min	0			ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	ead Recovery Time Before Write E# High to WE# Low)			0		110	
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup Time	CE# Setup Time		0			
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time			0		`	
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width			35		,	
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Pulse Width High			30			
	t <sub>SR/W</sub>	Latency Between Read and Write Operations	i	Min	20			ns
		December 10 and	Byte			1/2		
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Programming Operation (Note 2)	Word	Тур	\(	7		μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)			0.7		sec	
	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time (Note 1)		Min	1	50		μs
	t <sub>RB</sub>	Recovery Time from RY/BY#		Min	7.	0		20
	t <sub>BUSY</sub>	Program/Erase Valid to RY/BY# Delay		Max		90		ns

### Notes

- 1. Not 100% tested.
- 2. See the Sector Erase Command Sequence on page 18 section for more information.

Program Command Sequence (last two cycles) Read Status Data (last two cycles) Addresses PA OE#  $t_{\text{WHWH1}}$  $t_{WP}$ WE#  $t_{DS}$ ► t<sub>DH</sub> PD Status  $\mathsf{D}_\mathsf{OUT}$ Data <-t<sub>RB</sub>→ RY/BY#

Figure 25.3 Program Operation Timings

- 1.  $PA = program \ address, PD = program \ data, D_{OUT}$  is the true data at the program address.
- 2. Illustration shows device in word mode.






Figure 25.4 Chip/Sector Erase Operation Timings

### Notes

- SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see Write Operation Status on page 20).
   Illustration shows device in word mode.




Figure 25.5 Back to Back Read/Write Cycle Timing



Addresses VA VA VA  $\leftarrow$   $t_{ACC} \rightarrow$ **←**t<sub>CE</sub> → CE#  $t_{OE}$ OE#  $t_{OEH}$ WE#  $\leftarrow$ t<sub>OH</sub> $\rightarrow$ High Z DQ7 Complement Valid Data Complement High Z DQ0-DQ6 Valid Data Status Data Status Data True  $t_{BUSY}$ RY/BY#

Figure 25.6 Data# Polling Timings (During Embedded Algorithms)

VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle

Addresses VA VA VA -t<sub>ACC</sub> → <-t<sub>CE</sub> → CE# OE# WE# t<sub>OH</sub> → DQ6/DQ2 Valid Status Valid Data Valid Status Valid Status (first read) (second read) (stops toggling)  $t_{
m BUSY}$ RY/BY#

Figure 25.7 Toggle Bit Timings (During Embedded Algorithms)

### Note

VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

### Figure 25.8 DQ2 vs. DQ6

### Note

The system may use CE# or OE# to toggle DQ2 and DQ6. DQ2 toggles only when read at an address within an erase-suspended sector.







Table 26. Temporary Sector Unprotect

Param	neter			All Speed Options	
JEDEC Std Description			All Speed Options		
	t <sub>VIDR</sub>	V <sub>ID</sub> Rise and Fall Time (See Note)	Min	500	ns
	t <sub>RSP</sub>	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs

Not 100% tested.

Figure 26.1 Temporary Sector Unprotect Timing Diagram








Figure 26.2 Sector Protect/Unprotect Timing Diagram

For sector protect, A6 = 0, A1 = 1, A0 = 0. For sector unprotect, A6 = 1, A1 = 1, A0 = 0.

Table 27. Alternate CE# Controlled Erase/Program Operation

Para	meter	Dager	intion	O	s	peed Option	ns	
JEDEC	Std	Descr	iption	10	55	70	90	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)	-()		55	70	90	
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Setup Time			0			
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time	-(1)			45		
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time		35	35	45		
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time			0			
	t <sub>OES</sub>	Output Enable Setup Time	Min	0			ns	
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time Before W (OE# High to WE# Low)		0				
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup Time			0			
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold Time				0		
t <sub>ELEH</sub>	t <sub>CP</sub>	CE# Pulse Width				35		
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE# Pulse Width High				30		
	t <sub>SR/W</sub>	Latency Between Read and Wi	rite Operations	Min		20		ns
	t <sub>WHWH1</sub> Programming Operation (Note 2)	Programming Operation	Byte		5			
t <sub>WHWH1</sub>		Word	Тур		7		μs	
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)		7		0.7		sec

### Note

<sup>1.</sup> Not 100% tested.

<sup>2.</sup> See Erase And Programming Performance on page 37 for more information.






Figure 27.1 Alternate CE# Controlled Write Operation Timings

### Notes

- Notes

  1. PA = program address, PD = program data, DQ7# = complement of the data written to the device, D<sub>OUT</sub> = data written to the device.
- 2. Figure indicates the last two bus cycles of command sequence
- 3. Word mode address used as an example.

## 28. Erase And Programming Performance

Parameter	•	Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time	×	0.7	10	S	Excludes 00h programming
Chip Erase Time		11		S	prior to erasure
Byte Programming Time		7	210	μs	
Word Programming Time		7	210	μs	Excludes system level
Chip Programming Time	Byte Mode	4.2	12.5	S	overhead (Note 5)
(Note 3)	Word Mode	2.9	8.5	S	

### Notes

- 1. Typical program and erase times assume the following conditions:  $25^{\circ}$ C,  $V_{CC} = 3.0$  V, 100,000 cycles, checkerboard data pattern.
- 2. Under worst case conditions of 90°C,  $V_{\rm CC}$  = 2.7 V, 1,000,000 cycles.
- The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 13 on page 19 for further information on command definitions.
- 6. The device has a minimum erase and program cycle endurance of 100,000 cycles per sector



Table 29. TSOP, SO, And BGA Pin Capacitance

Parameter Symbol	Parameter Description	Test Setup	Package	Тур	Max	Unit
C	Input Capacitance	V <sub>IN</sub> = 0	TSOP, SO	6	7.5	
C <sub>IN</sub>	піриї Сарасііапсе		BGA	4.2	5.0	
C	Output Capacitance	V <sub>OUT</sub> = 0	TSOP, SO	8.5	12	pF
C <sub>OUT</sub>	Output Capacitance		BGA	5.4	6.5	þΓ
6	0	V 0	TSOP, SO	7.5	9	
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	BGA	3.9	4.7	

### Notes


- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz.

Not Recommended for New Design



# 30. Physical Dimensions

### 30.1 TS 048—48-Pin Standard TSOP



Jedec	MO-142 (D) DD			
Symbol	MIN	NOM	MAX	
A	-	-	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	-	0.16	
С	0.10	_	0.21	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	
Е	11.90	12.00	12.10	
е	0.50 BASIC			
L	0.50	0.60	0.70	
θ	0*	_	8°	
R	0.08	_	0.20	
N	40			

CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
(DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE UP).

3 PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN), INK OR LASER MARK.

4 TO BE DETERMINED AT THE SEATING PLANE [C]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

(S) DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTUSION IS 0.15mm (.0059") PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE  $0.08\,(0.0031")$  TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE  $0.07\,(0.0028").$ 

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN  $0.10 \mathrm{MM}$  (.0039") AND  $0.25 \mathrm{MM}$  (0.0098") FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004") AS MEASURED FROM THE SEATING PLANE.


DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

3355 \ 16-038.10c

For reference only. BSC is an ANSI standard for Basic Space Centering.



## 30.2 VBK 048—48 Ball Fine-Pitch Ball Grid Array (FBGA) 8.15 x 6.15 mm



PACKAGE	VBK 048			Ze
JEDEC	N/A			~0.
	8.15 m	m x 6.15 m PACKAGE	ım NOM	06/1
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.00	OVERALL THICKNESS
A1	0.18			BALL HEIGHT
A2	0.62		0.76	BODY THICKNESS
D	8.15 BSC.			BODY SIZE
Е	6.15 BSC.		_	BODY SIZE
D1	5.60 BSC.		7	BALL FOOTPRINT
E1	4.00 BSC.		, 1	BALL FOOTPRINT
MD	8			ROW MATRIX SIZE D DIRECTION
ME	80			ROW MATRIX SIZE E DIRECTION
N	48			TOTAL BALL COUNT
fb	0.35		0.43	BALL DIAMETER
е	0.80 BSC.			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
				DEPOPULATED SOLDER BALLS

### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT AS NOTED).
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.

N IS THE TOTAL NUMBER OF SOLDER BALLS.

- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- A AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000.


WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE  $\underbrace{-\text{e}}_{}^{\prime}2$ 

- 8. NOT USED.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3338 \ 16-038.25b



## 30.3 SO 044—44-Pin Small Outline Package



PACKAGE	SO 044		
JEDEC	MO-180 (A) AA		
SYMBOL	MIN	NEM	MAX
Α		_	2.80
A1	0.15	0.23	0.35
A2	217	2.30	2.45
b	0.35	_	0.50
b1	0.35	0.40	0.45
C	0.10	_	0.21
<b>c</b> 1	0.10	0.15	0.18
D	28.00	28.20	28.40
E	15.70	16.00	16.30
E1	13.10	13.30	13.50
е	1.27 BSC		
L	0.60	0.80	1.00
R	0.09	_	_
θ	0*	4*	8*

### NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
- 2. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
- PIN 1 IDENTIFIER FOR STANDARD FORM (DIE UP) OR REVERSE FORM (DIE DOWN) PINOUTS.
- AT DATUMS A AND B AND DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.

  SO DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTUSIONS OR
- DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END.
- 6 DIMENSION "E1" DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.
  ALLOWABLE DAMBAR PROTRUSION SHALL NOT EXCEED 0.15 mm
  PER SIDE. DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION
  6 BY MORE THAN 0.07 mm AT LEAST MATERIAL CONDITION.
- \*\* THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIPS.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE.
- DIMENSION"e"IS MEASURED AT THE CENTERLINE OF THE LEADS.

  11. LEAD COPLANARITY SHALL BE WITHIN 0.10 mm AS MEASURED FROM THER SEATING PLANE.



## 31. Revision Summary

Spansion Publication Number: S29AL004D\_00

### 31.1 Revision A0 (November 12, 2004)

Initial release

### 31.2 Revision A1 (February 18, 2005)

### Added Cover Page

### Ordering Information

... rable.

... Revision A2 (June 1, 2005)

Global
Updated status from Advance Information to Preliminary data sheet.

Distinctive Characteristics
Jpdated High Performance access time to 55 ns.

roduct Selector Guide
tded 55 ns speed column.

dering Information
led tube packing type.

ad Extended Temperature range.
d 55 ns speed option.

Combin

### **Valid Combinations Table**

Added two designators to packing types.

Added speed option along with speed option package type nomenclature.

Added Note for this table.

### Operating Range

Added extended temperature range information.

Moved Figures 7 and 8 under Operating Range area.

### **Erase and Programming Performance**

Changed Byte Programing Time values for Typical and Maximum.



### **Revision A3 (June 21, 2005)** 31.4

### Global

Update from Preliminary status to full Data Sheet.

### **Ordering Information**

Added two Model Numbers.

### Valid Combinations Table

Updated table with new Model Numbers and Package Types.

### 31.5 Revision A4 (May 22, 2006)

### **AC Characteristics**

AC Characteristics

Added t<sub>SR/W</sub> parameter to read and erase/program operations tables. Added back-to-back read/write cycle timing diagram. Changed maximum value for t<sub>DF</sub> and t<sub>FLQZ</sub>.

31.6 Revision A5 (June 22, 2006)

Connection Diagrams
Changed inputs on pins 1 and 2 of SO package.

Read Operations Timings figure
Connected end of t<sub>RC</sub> period to start of t<sub>OH</sub> period.

Erase/Program Operations table
Changed t<sub>BUSY</sub> to a maximum specification.

### Revision A6 (February 27 31.7

### Global

Added obsolescence information to Cover Sheet, Distinctive Characteristics, and Ordering Information sections of data sheet.



# **Document History Page**

Document Document	Document Title:S29AL004D 4 Mbit (512 K x 8-Bit/256 K x 16-Bit), 3 V Boot Sector Flash Document Number: 002-01235			
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
			11/12/2004	Initial release
			02/18/2005	Added Cover Page Ordering Information Change package type from S to M.
				Valid Combination Table Package Type, Material, and Temperature Range from SAL and SFI to MAL and MFI. Changed Package Description from SSOP to SOP Erase and Programming Performance Table
				Changed chip erase time in table.
**	-	вwна	06/01/2005	Global Updated status from Advance Information to Preliminary data sheet. Distinctive Characteristics Updated High Performance access time to 55 ns. Product Selector Guide Added 55 ns speed column. Ordering Information Added tube packing type. Added Extended Temperature range. Added 55 ns speed option. Valid Combinations Table Added two designators to packing types. Added speed option along with speed option package type nomenclature. Added Note for this table. Operating Range Added extended temperature range information. Moved Figures 7 and 8 under Operating Range area. Erase and Programming Performance Changed Byte Programing Time values for Typical and Maximum.
			06/21/2005	Global Update from Preliminary status to full Data Sheet. Ordering Information Added two Model Numbers. Valid Combinations Table Updated table with new Model Numbers and Package Types.
			05/22/2006	AC Characteristics Added tSR/W parameter to read and erase/program operations tables. Added back-to-back read/write cycle timing diagram. Changed maximum value for tDF and tFLQZ.



## **Document History Page (Continued)**

** - *A 5043522	BWHA BWHA	06/22/2006  02/27/2009  12/09/2015	Connection Diagrams Changed inputs on pins 1 and 2 of SO package.  Read Operations Timings figure Connected end of tRC period to start of tOH period.  Erase/Program Operations table Changed tBUSY to a maximum specification.  Global Added obsolescence information to Cover Sheet, Distinctive Characteristics, and Ordering Information sections of data sheet.  Updated to Cypress template
-			Read Operations Timings figure Connected end of tRC period to start of tOH period.  Erase/Program Operations table Changed tBUSY to a maximum specification.  Global Added obsolescence information to Cover Sheet, Distinctive Characteristics, and Ordering Information
-			Connected end of tRC period to start of tOH period.  Erase/Program Operations table Changed tBUSY to a maximum specification.  Global Added obsolescence information to Cover Sheet, Distinctive Characteristics, and Ordering Information
-			Erase/Program Operations table Changed tBUSY to a maximum specification.  Global Added obsolescence information to Cover Sheet, Distinctive Characteristics, and Ordering Information
-			Changed tBUSY to a maximum specification.  Global  Added obsolescence information to Cover Sheet, Distinctive Characteristics, and Ordering Information
*A 5043522			Global Added obsolescence information to Cover Sheet, Distinctive Characteristics, and Ordering Information
*A 5043522	BWHA		Added obsolescence information to Cover Sheet, Distinctive Characteristics, and Ordering Information
*A 5043522	BWHA	12/09/2015	Added obsolescence information to Cover Sheet, Distinctive Characteristics, and Ordering Information
*A 5043522	BWHA	12/09/2015	Characteristics, and Ordering Information
*A 5043522	BWHA	12/09/2015	sections of data shoot
*A 5043522	BWHA	12/09/2015	Updated to Cypress template
		1	The state of the s
	×	Record	Updated to Cypress template



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotivecypress.com/go/automotive	psoc.cypress.com/solutions
Clocks & Buffers cypress.com/go/clocks	PSoC 1   PSoC 3   PSoC 4   PSoC 5L
Interfacecypress.com/go/interface Lighting & Power Controlcypress.com/go/powerpsoc  Memory cypress.com/go/memory	Cypress Developer Community Community   Forums   Blogs   Video
Memory	Technical Support cypress.com/go/support
© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to cl	hange without notice. Cypress Semiconductor Corporation a

### PSoC® Solutions

## **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for médical, lifé support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 002-01235 Rev. \*A

Revised December 09, 2015