

Configuration Devices for APEX & FLEX Devices

May 1999, ver. 10 Data Sheet

Features

- Serial device family for configuring FLEX® and APEX® devices
- Easy-to-use 4-pin interface to FLEX and APEX devices
- Low current during configuration and near-zero standby current
- 5.0-V and 3.3-V operation
- Software design support with the Altera® QuartusTM and MAX+PLUS® II development systems for Windows-based PCs as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations
- Programming support with Altera's Master Programming Unit (MPU) and programming hardware from Data I/O, BP Microsystems, and other manufacturers
- Available in compact plastic packages (see Figures 1 and 2)
 - 8-pin plastic dual in-line package (PDIP)
 - 20-pin plastic J-lead chip carrier (PLCC) package
 - 32-pin plastic thin quad flat pack (TQFP) package
- EPC2 has reprogrammable FLASH configuration memory
 - 5.0-V and 3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface
 - Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1
 - Supports programming through Serial Vector Format Files (.svf), JamTM Files (.jam), Jam Byte-Code Files (.jbc), and the MAX+PLUS II software via the BitBlasterTM, ByteBlasterTM, or ByteBlasterMVTM download cable (the ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program or configure 2.5-V, 3.3-V, or 5.0-V devices)
 - nINIT_CONF pin allows a JTAG instruction to initiate FLEX or APEX configuration
 - Can be programmed with Programmer Object Files (.pof) for EPC1 and EPC1441 devices (except when configuring FLEX 8000 devices)
 - Available in 20-pin PLCC and 32-pin TQFP packages



Functional Description

With SRAM-based devices, configuration data must be reloaded each time the system initializes, or when new configuration data is needed. Altera configuration devices store configuration data for SRAM-based FLEX and APEX devices. Table 1 lists Altera's configuration devices.

Table 1. Configuration Devices				
Device	Description			
EPC2	1,695,680 × 1-bit device with 5.0-V or 3.3-V operation			
EPC1	C1 1,046,496 × 1-bit device with 5.0-V or 3.3-V operation			
EPC1441	EPC1441 440,800 × 1-bit device with 5.0-V or 3.3-V operation			
EPC1213	212,942 × 1-bit device with 5.0-V operation			
EPC1064	EPC1064 65,536 × 1-bit device with 5.0-V operation			
EPC1064V	65,536 × 1-bit device with 3.3-V operation			


Table 2 lists the configuration device used with each FLEX device.

Table 2. Appropriate Configuration Device for Each FLEX & APEX Device				
APEX & FLEX Device	Configuration Device			
EP20K100	EPC2			
EP20K200	Two EPC2 devices			
EP20K400	Three EPC2 devices			
EPF10K10, EPF10K10A	EPC2, EPC1, or EPC1441			
EPF10K20	EPC2, EPC1, or EPC1441			
EPF10K30E	EPC2 or EPC 1			
EPF10K30, EPF10K30A	EPC2, EPC1, or EPC1441			
EPF10K40	EPC2 or EPC1			
EPF10K50, EPF10K50V, EPF10K50E	EPC2 or EPC1			
EPF10K70	EPC2 or EPC1			
EPF10K100, EPF10K100A, EPF10K100B, EPF10K100E	EPC2 or two EPC1 devices			
EPF10K130V	EPC2 or two EPC1 devices			
EPF10K130E	Two EPC2 or two EPC1 devices			
EPF10K200E	Two EPC2 or three EPC1 devices			
EPF10K250A	Two EPC2 or four EPC1 devices			
EPF8282A	EPC1, EPC1441, or EPC1064			
EPF8282AV	EPC1, EPC1441, or EPC1064V			
EPF8452A	EPC1, EPC1441, or EPC1213			
EPF8636A	EPC1, EPC1441, or EPC1213			
EPF8820A	EPC1, EPC1441, or EPC1213			
EPF81188A	EPC1, EPC1441, or EPC1213			
EPF81500A	EPC1, or EPC1441			
EPF6010A	EPC2, EPC1, or EPC1441			
EPF6016, EPF6016A	EPC2, EPC1, or EPC1441			
EPF6024A	EPC2, EPC1, or EPC1441			


Figure 3 shows the configuration device block diagram.

Figure 3. Configuration Device Block Diagram

APEX 20K, FLEX 10K & FLEX 6000 Device Configuration Using an EPC2, EPC1, or EPC1441



FLEX 8000 Device Configuration Using an EPC1, EPC1441, EPC1213, EPC1064, or EPC1064V



Notes:

- (1) The EPC1441, EPC1064, and EPC1064V devices do not support data cascading. The EPC2, EPC1, and EPC1213 devices support data cascading.
- (2) The OE pin is a bidirectional open-drain pin.

Device Configuration

The control signals for configuration devices—nCS, OE, and DCLK—interface directly with FLEX and APEX device control signals. All FLEX and APEX devices can be configured by a configuration device without requiring an external intelligent controller.

The configuration device's OE and nCS pins control the tri-state buffer on the DATA output pin, and enable the address counter (and the oscillator in EPC2, EPC1, and EPC1441 devices). When OE is driven low, the configuration device resets the address counter and tri-states its DATA pin. The nCS pin controls the output of the configuration device. If nCS is held high after the OE reset pulse, the counter is disabled and the DATA output pin is tri-stated. When nCS is driven low, the counter and DATA output pin are enabled. When OE is driven low again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of nCS.



The EPC2, EPC1, and EPC1441 devices determine the operation mode and whether the APEX 20K, FLEX 10K, FLEX 8000, or FLEX 6000 protocols should be used when OE is driven high.

When the configuration device has driven out all of its data and has driven nCASC low, the device tri-states the DATA pin to avoid contention with other configuration devices. Upon power-up, the address counter is reset automatically.

The EPC2 device allows the user to initiate configuration of the FLEX or APEX device via an additional pin, called ninit_conf, that can be tied to the nconfig pin of the FLEX or APEX device(s) to be configured. A JTAG instruction causes the EPC2 device to drive ninit_conf low, which in turn pulls nconfig low. The EPC2 device then drives ninit_conf high to start configuration. When the JTAG state machine exits this state, ninit_conf releases nconfiguration is initiated.




An EPC2 device can be programmed with a POF generated for an EPC1 or EPC1441 device (except when configuring FLEX 8000 devices). In addition, an EPC1 device can be programmed using a POF generated for an EPC1441 device.

APEX 20K, FLEX 10K & FLEX 6000 Device Configuration

APEX 20K, FLEX 10K, and FLEX 6000 devices can be configured with EPC2, EPC1, or EPC1441 devices. The EPC2, EPC1, or EPC1441 device stores configuration data in its EPROM array and serially clocks data out with an internal oscillator. The OE, nCS, and DCLK pins supply the control signals for the address counter and the output tri-state buffer. The configuration device sends a serial bitstream of configuration data to its DATA pin, which is routed to the DATAO or DATA input pin on the APEX 20K, FLEX 10K, or FLEX 6000 device. One EPC1441 device can configure an EPF10K10, EPF10K20, or EPF10K30 device. Figure 4 shows an APEX 20K, FLEX 10K, or FLEX 6000 device configured with a single EPC2, EPC1, or EPC1441 device.

Figure 4. APEX 20K, FLEX 10K, or FLEX 6000 Device Configured with an EPC2, EPC1, or EPC1441 Configuration Device



Notes:

- (1) All pull-up resistors are $1 \text{ k}\Omega$. The OE, nCS, and nINIT_CONF pins on EPC2 devices have internal, user-configurable $1\text{-k}\Omega$ pull-up resistors. If internal pull-up resistors are used, external pull-up resistors should not be used on these pins. This EPC2 feature is available in MAX+PLUS II software versions 9.2 and higher. In MAX+PLUS II version 9.1, this feature is not available and the internal pull-up resistors on these pins are disabled.
- (2) The diagram shows an APEX 20K or FLEX 10K device, which has MSEL0 and MSEL1 tied to ground. For FLEX 6000 devices, MSEL is tied to ground and the DATA0 pin is named DATA. All other connections are the same for APEX 20K, FLEX 10K, and FLEX 6000 devices.
- (3) The ninit_conf pin is available on EPC2 devices only. If ninit_conf is not available or not used, nconfig must be pulled to V_{CC} either directly or through a 1-k Ω resistor.

Table 3 describes EPC2, EPC1, and EPC1441 pin functions during APEX 20K, FLEX 10K, and FLEX 6000 device configuration.

Table 3. EPC2, EPC1 & EPC1441 Pin Functions During APEX 20K, FLEX 10K & FLEX 6000 Configuration (Part 1 of 2)

Pin Name	F	Pin Number			Description		
	8-Pin PDIP (1)	20-Pin PLCC	32-Pin TQFP (2)	Type			
DATA	1	2	31	Output	Serial data output. The DATA pin is tri-stated before configuration when the nCS pin is high, and after the configuration device finishes sending its configuration data. This operation is independent of the device's position in the cascade chain.		
DCLK	2	4	2	I/O	DCLK is a clock output when configuring with a single configuration device or when the configuration device is the first device in a configuration device chain. DCLK is a clock input for subsequent configuration devices in a configuration device chain. Rising edges on DCLK increment the internal address counter and present the next bit of data to the DATA pin. The counter is incremented only if the OE input is held high, the nCS input is held low, and all configuration data has not been transferred to the target device. When configuring with the first EPC2 or EPC1 device in a configuration device chain or with a single EPC1441 device, the DCLK pin drives low after configuration is complete or when OE is low.		
OE (3)	3	8	7	I/O Open- drain	Output enable (active high) and reset (active low). A low logic level resets the address counter. A high logic level enables DATA and permits the address counter to count. If this pin is low (reset) during configuration, the internal oscillator becomes inactive and DCLK drives low. See "Error Detection Circuitry" on page 804.		
nCS (3)	4	9	10	Input	Chip select input (active low). A low input allows DCLK to increment the address counter and enables DATA to drive out. If the EPC1 or EPC2 is reset with nCS low, the device initializes as the first device in a configuration chain. If the EPC1 or EPC2 device is reset with nCS high, the device initializes as the subsequent device in the chain.		
nCASC (4)	6	12	15	Output	Cascade select output (active low). This output goes low when the address counter has reached its maximum value. In a chain of EPC1 or EPC2 devices, the nCASC pin of one device is connected to the nCS pin of the next device, which permits DCLK to clock data from the next EPC1 or EPC2 device in the chain.		

Table 3. EPC2, EPC1 & EPC1441 Pin Functions During APEX 20K, FLEX 10K & FLEX 6000 Configuration (Part 2 of 2)

Pin Name	Pin Number				1	Description
	8-Pin PDIP (1)	20-Pin PLCC	32-Pin TQFP (2)	Type		
ninit_conf (3), (5), (6)	_	13	16	Output Open- drain	Allows the INIT_CONF JTAG instruction to initiate configuration. This pin is connected to the nconfiguration of the FLEX or APEX device to initiate configuration from the EPC2 via a JTAG instruction. If a chain of EPC2 devices is used, only the first EPC2 has its ninit_conf pin tied to the FLEX device's nconfig pin. (6)	
TDI <i>(5)</i>	_	11	13	Input	JTAG data input pin. Connect this pin to V_{CC} if the JTAG circuitry is not used.	
TDO <i>(5)</i>	_	1	28	Output	JTAG data output pin. Do not connect this pin if the JTAG circuitry is not used.	
TMS (5)	_	19	25	Input	JTAG mode select pin. Connect this pin to V_{CC} if the JTAG circuitry is not used.	
TCK <i>(5)</i>	_	3	32	Input	JTAG clock pin. Connect this pin to ground if the JTAG circuitry is not used.	
VCCSEL	-	5	3	Input	Mode select for V_{CC} supply. VCCSEL must be connected to ground if the device uses a 5.0-V power supply (i.e., $V_{CC} = 5.0 \text{ V}$). VCCSEL must be connected to V_{CC} if the device uses a 3.3-V power supply (i.e., $V_{CC} = 3.3 \text{ V}$).	
VPPSEL	_	14	17	Input	Mode select for VPP. VPPSEL must be connected to ground if VPP uses a 5.0-V power supply (i.e., VPP = 5.0 V). VPPSEL must be connected to V_{CC} if VPP uses a 3.3-V power supply (i.e, VPP = 3.3 V).	
VPP	_	18	23	Power	Programming power pin. For the EPC2 device, this pin is normally tied to V $_{CC}$. If the EPC2 V $_{CC}$ is 3.3 V, VPP can be tied to 5.0 V to improve in-system programming times. For EPC1 and EPC1441 devices, VPP must be tied to V $_{CC}$.	
VCC	7, 8	20	27	Power	Power pin.	
GND	5	10	12	Ground	Ground pin. A 0.2-μF decoupling capacitor must be placed between the VCC and GND pins.	

Notes:

- (1) This package is available for EPC1 and EPC1441 devices only.
- (2) This package is available for EPC2 and EPC1441 devices only.
- (3) The OE, nCS, and nINIT_CONF pins on EPC2 devices have internal, user-configurable 1-kΩ pull-up resistors. If internal pull-up resistors are used, external pull-up resistors should not be used on these pins. This EPC2 feature is available in the MAX+PLUS II version 9.2 software. In MAX+PLUS II version 9.1, the internal pull-up resistors on these pins are disabled.
- (4) The EPC1441 device does not support data cascading. EPC2 and EPC1 devices support data cascading.
- (5) This pin applies to EPC2 devices only.
- (6) This instruction is supported by MAX+PLUS II software versions 9.2 and higher.

APEX 20K, FLEX 10K & FLEX 6000 Configuration with Multiple EPC2 or EPC1 Configuration Devices

When configuration data for APEX 20K, FLEX 10K, or FLEX 6000 devices exceeds the capacity of a single EPC2 or EPC1 device, multiple EPC2 or EPC1 devices can be cascaded together. (The EPC1441 device does not support data cascading.) If multiple EPC2 or EPC1 devices are required, the nCASC and nCS pins provide handshaking between the devices.


When configuring APEX 20K, FLEX 10K, or FLEX 6000 devices with cascaded EPC2 or EPC1 devices, the position of the EPC2 or EPC1 device in the chain determines its operation. When the first or master device in a configuration device chain is powered up or reset and the nCS pin is driven low, the master device controls configuration. The master device supplies all clock pulses to one or more APEX or FLEX devices and to any subsequent slave devices during configuration. The master EPC2 or EPC1 device also provides the first stream of data to the APEX or FLEX devices during multi-device configuration. After the master EPC2 or EPC1 device finishes sending configuration data, it drives its nCASC pin low, which drives the nCS pin of the first slave EPC2 or EPC1 device low. This action causes the slave EPC2 or EPC1 device to send configuration data to the APEX or FLEX devices.

The master EPC2 or EPC1 device clocks all subsequent slave devices until configuration is complete. Once all configuration data is transferred and the nCS pin on the master EPC2 or EPC1 device is driven high by the APEX or FLEX device's CONF_DONE pin, the master EPC2 or EPC1 device clocks 16 additional cycles to initialize the APEX or FLEX device(s). The master EPC2 or EPC1 device then goes into zero-power (idle) state. If nCS on the master EPC2 or EPC1 device is driven high before all configuration data is transferred, or if nCS is not driven high after all configuration data is transferred, the master EPC2 or EPC1 device drives the APEX or FLEX device's nSTATUS pin low, indicating a configuration error.

Configuration automatically restarts if the project is compiled with the *Auto-Restart Configuration on Frame Error* option turned on in the MAX+PLUS II software's **Global Project Device Options** dialog box (Assign menu).

Figure 5 shows an APEX 20K, FLEX 10K or FLEX 6000 device configured with two EPC2 or EPC1 devices. Additional EPC2 or EPC1 devices can be added by connecting nCASC to nCS of the subsequent slave EPC2 or EPC1 device in the chain and connecting DCLK, DATA, and OE in parallel.

Figure 6. Two APEX 20K, FLEX 10K, or FLEX 6000 Devices Configured with Two EPC2 or EPC1 Configuration Devices



Notes:

- (1) All pull-up resistors are 1 kΩ. The OE, nCS, and nINIT_CONF pins on EPC2 devices have internal, user-configurable 1-kΩ pull-up resistors. If internal pull-up resistors are used, external pull-up resistors should not be used on these pins. This EPC2 feature is available in the MAX+PLUS II version 9.2 software. In MAX+PLUS II version 9.1, this feature is not available and the internal pull-up resistors on these pins are disabled.
- (2) The diagram shows a FLEX 10K device, which has MSEL0 and MSEL1 tied to ground. For FLEX 6000 devices, MSEL is tied to ground and the DATA0 pin is named DATA.
- (3) The ninit_conf pin is available on EPC2 devices only. If ninit_conf is not available or not used, nconfig must be pulled to V_{CC} either directly or through a 1-k Ω resistor.



For more information on FLEX 10K or FLEX 6000 device configuration, go to the following documents:

- Application Note 59 (Configuring FLEX 10K Devices)
- *Application Note 87 (Configuring FLEX 6000 Devices)*

FLEX 8000 Device Configuration

FLEX 8000 devices differ from APEX 20K, FLEX 10K, and FLEX 6000 devices in that they have internal oscillators that can provide a DCLK signal to the configuration device. The configuration device sends configuration data out as a serial bitstream on the DATA output pin. This data is routed into the FLEX 8000 device via the DATA0 input pin. The EPC1, EPC1441, EPC1213, EPC1064, and EPC1064V configuration devices support this type of configuration.

The EPC1 and EPC1441 can replace the EPC1213, EPC1064, and EPC1064V configuration devices. The EPC1 or EPC1441 device automatically emulates the EPC1213, EPC1064, or EPC1064V when it is programmed with the appropriate POF. When the EPC1 or EPC1441 device is programmed with an EPC1213, EPC1064, or EPC1064V POF, the FLEX 8000 device drives the EPC1 or EPC1441 device's OE pin high and clocks the EPC1 or EPC1441 device. One EPC1 device can store more configuration data than the EPC1064, EPC1064V, EPC1213, or EPC1441 device. Therefore, designers can use one type of configuration device for all FLEX devices. In addition, a single EPC1 or EPC1441 device can configure any FLEX 8000 device.

For multi-device configuration of FLEX 8000 devices, the nCASC and nCS pins provide handshaking between multiple configuration devices, allowing several cascaded EPC1 or EPC1213 devices to serially configure multiple FLEX 8000 devices. The EPC1441, EPC1064, and EPC1064V do not support data cascading. Figure 7 shows a FLEX 8000 device configured with a single EPC1, EPC1441, EPC1213, EPC1064, or EPC1064V configuration device.

vcc Configuration Device FLEX 8000 Device nS/P CONF DONE nCS nSTATUS < "O" MSEL1 OF DATA MSEL0 **DCLK DCLK** DATA0 nCONFIG

Figure 7. FLEX 8000 Device Configured with an EPC1, EPC1441, EPC1213, EPC1064, or EPC1064V Configuration Device

Note:

(1) All pull-up resistors are $1 \text{ k}\Omega$.

Figure 8 shows three FLEX 8000 devices configured with two EPC1 or EPC1213 configuration devices.

Configuration Configuration FLEX 8000 Device 1 Device 1 Device 2 CONF DONE nCASC MSEL1 nSTATUS < DATA DATA MSEL0 DCLK nCS nCS OE OE DCLK DCLK DATA0 nCONFIG FLEX 8000 Device 2 CONF_DONE MSEL1 nSTATUS -MSEL0 DCLK DATA0 nCONFIG Ţ ≸(1) FLEX 8000 Device 3 CONF_DONE nS/P "0" MSEL1 nSTATUS -► MSEL0 DCLK DATA0 nCONFIG

Figure 8. FLEX 8000 Multi-Device Configuration with Two EPC1 or EPC1213 Configuration Devices

Note:

(1) All pull-up resistors are $1 \text{ k}\Omega$.

Table 4 describes the pin functions of all configuration devices during FLEX 8000 device configuration.

Table 4. Configuration Device Pin Functions During FLEX 8000 Device Configuration						
Pin Name	Pin Number			Pin	Description	
	8-Pin PDIP (1)	20-Pin PLCC	32-Pin TQFP (2)	Type		
DATA	1	2	31	Output	Serial data output. The DATA pin is tri-stated before configuration when the nCS pin is high and after the configuration device finishes sending its configuration data. This operation is independent of the device's position in the cascade chain.	
DCLK	2	4	2	Input	DCLK is a clock input when using EPC1, EPC1213, EPC1064, and EPC1064V configuration devices. Rising edges on DCLK increment the internal address counter and present the next bit of data to the DATA pin. The counter is incremented only if the OE input is held high, the nCS input is held low, and all configuration data has not been transferred to the target device.	
OE	3	8	7	Input	Output enable (active high) and reset (active low). A low logic level resets the address counter. A high logic level enables DATA and permits the address counter to count.	
nCS (3)	4	9	10	Input	Chip-select input (active low). A low input allows DCLK to increment the address counter and enables DATA.	
nCASC	6	12	15	Output	Cascade-select output (active low). This output goes low when the address counter has reached its maximum value. The nCASC output is usually connected to the nCS input of the next device in a configuration chain, so the next DCLK clocks data out of the next device.	
VCC	7, 8	20	27	Power	Power pin.	
GND	5	10	12	Ground	Ground pin. A 0.2-µF decoupling capacitor must be placed between the VCC and GND pins.	

Notes:

- (1) This package is available for EPC1, EPC1441, EPC1213, EPC1064, and EPC1064V devices only.
- (2) This package is available for EPC1441, EPC1064, and EPC1064V devices only.
- (3) The EPC1441, EPC1064, and EPC1064V devices do not support data cascading. The EPC1 and EPC1213 devices support data cascading for FLEX 8000 devices.



For more information on FLEX 8000 device configuration, go to the following documents:

- Application Note 33 (Configuring FLEX 8000 Devices)
- Application Note 38 (Configuring Multiple FLEX 8000 Devices)

Power & Operation

The following section describes Power-On Reset (POR) delay, error detection, and 3.3-V and 5.0-V operation of Altera configuration devices.

Power-On Reset

During initial power-up, a POR delay occurs to permit voltage levels to stabilize. When configuring an APEX 20K, FLEX 10K, or FLEX 6000 device with an EPC2, EPC1, or EPC1441 device, the POR delay occurs inside the configuration device. However, when configuring a FLEX 8000 device with an EPC1213, EPC1064, or EPC1064V device, the POR delay occurs inside the FLEX 8000 device. In either case, the POR delay is typically 100 ms, with a maximum of 200 ms.

Error Detection Circuitry

The EPC2, EPC1, and EPC1441 configuration devices have built-in error detection circuitry for configuring APEX 20K, FLEX 10K, and FLEX 6000 devices only.

Built-in error-detection circuitry uses the nCS pin of the configuration device, which monitors the CONF_DONE pin on the APEX 20K, FLEX 10K, or FLEX 6000 device. An error condition occurs if the CONF_DONE pin does not go high after all the configuration data has been sent, or if the CONF_DONE pin goes high before the configuration device has completed sending configuration data. When an error condition occurs, the configuration device drives its OE pin low, which drives the APEX 20K, FLEX 10K, or FLEX 6000 device's nSTATUS pin low, indicating an error. After an error, configuration automatically restarts if the *Auto-Restart Configuration on Frame Error* option is turned on in the **Global Project Device Options** dialog box (Assign menu) in the MAX+PLUS II software. For APEX 20K devices, the Quartus software provides a similar option.

In addition, if the APEX 20K, FLEX 10K, or FLEX 6000 device detects a cyclic redundancy code (CRC) error in the received data, it may also flag the error by driving nSTATUS low. This low signal on nSTATUS resets the configuration device, allowing reconfiguration. CRC checking is performed when configuring all APEX 20K, FLEX 10K, and FLEX 6000 devices.

3.3-V or 5.0-V Operation

EPC2, EPC1, and EPC1441 devices can configure 5.0-V, 3.3-V, or 2.5-V devices. For each configuration device, an option must be set for 5.0-V or 3.3-V operation. For EPC1 and EPC1441 configuration devices, the *Use Low-Voltage Configuration EPROM* option in the **Global Project Device Options** dialog box (Assign menu) in the MAX+PLUS II software sets this parameter. (For APEX 20K devices, the Quartus software provides a similar option.) For EPC2 devices, this option is set externally by the VCCSEL pin. In addition, the EPC2 device has an externally controlled option, set by the VPPSEL pin, to adjust the programming voltage to 5.0 V or 3.3 V.

The functions of the VCCSEL and VPPSEL pins are described below.

- VCCSEL pin—For EPC2 configuration devices, 5.0-V or 3.3-V operation is controlled by the VCCSEL option pin. The device functions in 5.0-V mode when VCCSEL is connected to GND; the device functions in 3.3-V mode when VCCSEL is connected to VCC.
- VPPSEL pin—The EPC2 VPP programming power pin is normally tied to V_{CC} . For EPC2 devices operating with a 3.3-V supply, it is possible to improve EPC2 in-system programming times by providing VPP with a 5.0-V supply. For all other devices, VPP must be tied to V_{CC} . The EPC2 device's VPPSEL pin must be set in accordance with the EPC2 VPP pin. If the VPP pin is supplied by a 5.0-V supply, VPPSEL must be connected to GND; if the VPP pin is supplied by a 3.3-V power supply, VPPSEL must be connected to V_{CC} .

Table 5 describes the relationship between the V_{CC} and V_{PP} voltage levels and the required logic level for VCCSEL and VPPSEL (i.e., high or low logic level).

Table 5. VCCSEL & VPPSEL Pin Functions on the EPC2								
V _{CC} Voltage Level V _{PP} Voltage Level VCCSEL Pin Logic VPPSEL Pin Logic (V) Level Level								
3.3	3.3	High	High					
3.3	5.0	High	Low					
5.0	9							

For EPC1 and EPC1441 configuration devices, 3.3-V or 5.0-V operation is controlled by a programming bit in the POF. The programming bit value is determined by the core supply voltage of the targeted device during design compilation with the MAX+PLUS II software. For example, EPC1 devices are programmed automatically to operate in 3.3-V mode when configuring FLEX 10KA devices, which have a V_{CC} voltage of 3.3 V. In this example, the EPC1 device's VCC pin is connected to a 3.3-V power supply.

Designers may choose to set the configuration device for low voltage when using the MultiVolt™ feature, which allows an APEX or FLEX device to bridge between systems operating with different voltages. When compiling for 3.3-V FLEX 6000 devices, set the configuration device for low-voltage operation. To set the EPC1 and EPC1441 configuration devices for low-voltage operation, turn on the *Low-Voltage I/O* option in the **Global Project Device Options** dialog box (Assign menu) in the MAX+PLUS II software.

Configuration Chain with Multiple Voltage Levels

An EPC2 or EPC1 device can configure a device chain with multiple voltage levels. All 3.3-V and 2.5-V FLEX and APEX devices can be driven by higher-voltage signals.

When configuring a mixed-voltage device chain, the FLEX and APEX devices' VCCINT and VCCIO pins may be connected to 2.5 V, 3.3 V, or 5.0 V, depending upon the device. The configuration device may be powered at 3.3 V or 5.0 V. If an EPC1, EPC1441, EPC1213, EPC1064, or EPC1064V configuration device is powered at 3.3 V, the nSTATUS and CONF_DONE pull-up resistors must be connected to 3.3 V. If these configuration devices are powered at 5.0 V, the nSTATUS and CONF_DONE pull-up resistors can be connected to 3.3 V or 5.0 V.

At 3.3-V operation, all EPC2 inputs are 5.0-V tolerant, except DATA, DCLK, nCASC, and TDO. The DATA, DCLK, and nCEO pins are used only to interface between the EPC2 and the APEX 20K, FLEX 10K, or FLEX 6000 device it is configuring; TDO is an output only. The voltage tolerances of all EPC2 pins at $5.0~\rm V$ and $3.3~\rm V$ are listed in Table 6.

Table 6. EPC2 Input & Bidirectional Pin Voltage Tolerance						
Pin	5.0-V Operation 3.3-V Operation					
	5.0-V Tolerant	3.3-V Tolerant	5.0-V Tolerant	3.3-V Tolerant		
DATA	✓	✓		✓		
DCLK	✓	✓		✓		
nCASC	✓	✓		✓		
OE	✓	✓	✓	✓		
nCS	✓	✓	✓	✓		
VCCSEL	✓	✓	✓	✓		
VPPSEL	✓	✓	✓	✓		
nINIT_CONF	✓	✓	✓	✓		
TDI	✓	✓	✓	✓		
TMS	✓	✓	✓	✓		
TCK	✓	✓	✓	✓		
TDO	✓	✓		✓		



For more information on APEX 20K, FLEX 10K, FLEX 8000, and FLEX 6000 devices, go to the following documents in this data book:

- APEX 20K Programmable Logic Device Family Data Sheet
- FLEX 10K Embedded Programmable Logic Family Data Sheet
- FLEX 10KE Embedded Programmable Logic Family Data Sheet
- FLEX 8000 Programmable Logic Device Family Data Sheet
- FLEX 6000 Programmable Logic Device Family Data Sheet

Programming & Configuration File Support

The Quartus and MAX+PLUS II development systems provide programming support for Altera configuration devices. The Quartus and MAX+PLUS II software automatically generates a POF to program each configuration device in a project. In a multi-device project, the software can combine the programming files for multiple APEX or FLEX devices into one or more configuration devices. The software allows you to select the appropriate configuration device to most efficiently store the data for each APEX and FLEX device. Moreover, when compiling for FLEX 10KA or FLEX 10KE devices, the MAX+PLUS II software automatically defaults to generate the EPC1 or EPC1441 POF with the programming bit set for 3.3-V operation.

All of Altera's configuration devices are programmable using Altera programming hardware in conjunction with the Quartus or MAX+PLUS II software. In addition, many manufacturers offer programming hardware that supports other Altera configuration devices.

The EPC2 configuration device can be programmed in-system through its industry-standard 4-pin JTAG interface. ISP capability in the EPC2 provides ease in prototyping and updating FLEX and APEX device functionality. The EPC2 configuration device can be programmed in-system via test equipment using SVF Files, Jam Files (.jam), or Jam Byte-Code Files (.jbc), embedded processors using the Jam programming and test language, and the MAX+PLUS II software via the ByteBlasterMV, ByteBlaster, or BitBlaster download cables. When programming multiple EPC2 devices in a JTAG chain, the Quartus and MAX+PLUS II software and other programming methods employ concurrent programming to simultaneously program multiple devices and reduce programming time. EPC2 devices can be programmed and erased up to 100 times.

After programming an EPC2 device in-system, FLEX or APEX device configuration can be initiated by including the EPC2 JTAG configuration instruction. See Table 7 on page 809.



For more information, go to the following documents:

- Altera Programming Hardware Data Sheet
- Programming Hardware Manufacturers
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- ByteBlaster Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet

IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing The EPC2 provides JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. The EPC2 supports the JTAG instructions shown in Table 7.

Table 7. EPC2 JTAG I	instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of a signal at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing results at the input pins.
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.
IDCODE	Selects the device IDCODE register and places it between TDI and TDO, allowing the device IDCODE to be serially shifted out of TDO. The device IDCODE for the EPC2 is shown below: 0000 0001 0000 0000 0000 00001101110 0
USERCODE	Selects the USERCODE register and places it between TDI and TDO, allowing the USERCODE to be serially shifted out of TDO. The 32-bit USERCODE is a programmable user-defined pattern.
ISP Instructions	These instructions are used when programming an EPC2 device via JTAG ports with a ByteBlaster, ByteBlasterMV, or BitBlaster download cable, or using a Jam File (.jam), Jam Byte-Code File (.jbc), or SVF File via an embedded processor.
INIT_CONF	This function allows the user to initiate the FLEX configuration process by tying ninit_conf to the FLEX device(s) nconfig pin(s). After this instruction is updated, the ninit_conf pin is driven low. When the Initiate Configuration instruction is cleared, ninit_conf is released, which starts the FLEX device configuration. This instruction is used by the MAX+PLUS II software, Jam Files, and JBC Files.



For more information, see *Application Note* 39 (*IEEE* 1149.1 (*JTAG*) *Boundary-Scan Testing in Altera Devices*).

Figure 9 shows the timing requirements for the JTAG signals.




Figure 9. EPC2 JTAG Waveforms

Table 8 shows the timing parameters and values for configuration devices.

Table 8	. JTAG Timing Parameters & Values			
Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		25	ns
t _{JSZX}	Update register high-impedance to valid output		25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

Operating Conditions

Tables 9 through 16 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for configuration devices.

Table 9	Table 9. Absolute Maximum Ratings Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V			
VI	DC input voltage	With respect to ground (2)	-2.0	7.0	V			
I _{MAX}	DC V _{CC} or ground current			50	mA			
I _{OUT}	DC output current, per pin		-25	25	mA			
P_{D}	Power dissipation			250	mW			
T _{STG}	Storage temperature	No bias	-65	150	°C			
T _{AMB}	Ambient temperature	Under bias	-65	135	°C			
T _J	Junction temperature	Under bias		135	°C			

Table 1	O. Recommended Operating Con	ditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage for 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for 3.3-V operation	(3), (4)	3.0 (3.0)	3.6 (3.6)	V
VI	Input voltage	With respect to ground (2)	-0.3	V _{CC} + 0.3 (5)	V
Vo	Output voltage		0	V _{CC}	V
T _A	Operating temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
t _R	Input rise time			20	ns
t _F	Input fall time			20	ns

Table 1	1. DC Operating Conditions				
Symbol	Parameter	Conditions	Min	Max	Unit
V _{IH}	High-level input voltage		2.0	V _{CC} + 0.3 (5)	V
V _{IL}	Low-level input voltage		-0.3	0.8	V
V _{OH}	5.0-V mode high-level TTL output voltage	I _{OH} = -4 mA DC <i>(6)</i>	2.4		V
	3.3-V mode high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC } (6)$	V _{CC} - 0.2		V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA DC <i>(6)</i>		0.45	V
I _I	Input leakage current	V _I = V _{CC} or ground	-10	10	μA
I _{OZ}	Tri-state output off-state current	V _O = V _{CC} or ground	-10	10	μA

Table 1	Table 12. EPC1213, EPC1064 & EPC1064V Device I _{CC} Supply Current Values					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{CC0}	V _{CC} supply current (standby)			100	200	μA
I _{CC1}	V _{CC} supply current (during configuration)			10	50	mA

Table 13. EPC2 Device I _{CC} Supply Current Values						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{CC0}	V _{CC} supply current (standby)	V _{CC} = 5.0 V or 3.3 V		50	100	μA
I _{CC1}	V _{CC} supply current (during configuration)	V _{CC} = 5.0 V or 3.3 V		18	50	mA

Table 14. EPC1 Device I _{CC} Supply Current Values						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{CC0}	V _{CC} supply current (standby)			50	100	μA
I _{CC1}	V _{CC} supply current (during configuration)	V _{CC} = 5.0 V		30	50	mA
		V _{CC} = 3.3 V		10	16.5	mA

Table 1	Table 15. EPC1441 Device I _{CC} Supply Current Values						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
I _{CC0}	V _{CC} supply current (standby)			30	60	μA	
I _{CC1}	V _{CC} supply current (during configuration)	V _{CC} = 5.0 V		15	30	mA	
I _{CC1}	$V_{\mbox{\footnotesize CC}}$ supply current (during configuration)	V _{CC} = 3.3 V		5	10	mA	

Table 1	6. Capacitance Note (7)				
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
C _{OUT}	Output pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet in this data book.
- (2) The minimum DC input is -0.3 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns under no-load conditions.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms.
- (5) Certain EPC2 pins may be driven to 5.75 V when operated with a 3.3-V V_{CC}. See Table 6 on page 807.
- (6) The I_{OH} parameter refers to high-level TTL or CMOS output current; the I_{OL} parameter refers to low-level TTL or CMOS output current.
- (7) Capacitance is sample-tested only.

Tables 17 through 21 show the device configuration parameters for FLEX 10K, FLEX 8000, and FLEX 6000 devices.

Table 1	Table 17. FLEX 10K & FLEX 6000 Device Configuration Parameters Using EPC2 Devices at 5.0-V							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
t _{CE}	OE high to first clock delay				200	ns		
t _{OEZX}	OE high to data output enabled				50	ns		
t _{CO}	DCLK to data out delay				20	ns		
t _{MCH}	DCLK high time for the first device in the configuration chain		30	50	75	ns		
t _{MCL}	DCLK low time for the first device in the configuration chain		30	50	75	ns		
f _{CK}	Clock frequency		16	10	6.7	MHz		
t _{SCH}	DCLK high time for subsequent devices		30			ns		
t _{SCL}	DCLK low time for subsequent devices		30			ns		
t _{CASC}	CLK rising edge to nCASC				20	ns		
t _{CCA}	nCS to nCASC cascade delay				10	ns		
f _{CDOE}	CLK to data enable/disable				20	ns		
t _{OEC}	OE low to CLK disable delay				20	ns		
t _{NRCAS}	OE low (reset) to nCASC delay				25	ns		
t _{NRR}	OE low time (reset) minimum		100			ns		

Table 18. APEX 20K, FLEX 10K & FLEX 6000 Device Configuration Parameters Using EPC2 Devices at 3.3-V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{CE}	OE high to first clock delay				300	ns
t _{OEZX}	OE high to data output enabled				80	ns
t _{CO}	DCLK to data out delay				30	ns
t _{MCH}	DCLK high time for the first device in the configuration chain		40	65	100	ns
t _{MCL}	DCLK low time for the first device in the configuration chain		40	65	100	ns
f _{CK}	Clock frequency		12.5	7.7	5	MHz
t _{SCH}	DCLK high time for subsequent devices		30			ns
t _{SCL}	DCLK low time for subsequent devices		30			ns
t _{CASC}	CLK rising edge to nCASC				25	ns
t _{CCA}	nCS to nCASC cascade delay				15	ns
f _{CDOE}	CLK to data enable/disable				30	ns
t _{OEC}	OE low to CLK disable delay				30	ns
t _{NRCAS}	OE low (reset) to nCASC delay				30	ns
t _{NRR}	OE low time (reset) minimum		100			ns

Table 19. FLEX 10K & FLEX 6000 Device Configuration Parameters Using EPC1 & EPC1441 Devices at 5.0-V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{CE}	OE high to first clock delay				200	ns
t _{OEZX}	OE high to data output enabled				50	ns
t _{CO}	DCLK to data out delay				20	ns
t _{MCH}	DCLK high time for the first device in the configuration chain		30	50	75	ns
t _{MCL}	DCLK low time for the first device in the configuration chain		30	50	75	ns
f _{CK}	Clock frequency		16	10	6.7	MHz
t _{SCH}	DCLK high time for subsequent devices		30			ns
t _{SCL}	DCLK low time for subsequent devices		30			ns
t _{CASC}	CLK rising edge to nCASC				20	ns
t _{CCA}	nCS to nCASC cascade delay				10	ns
f _{CDOE}	CLK to data enable/disable				20	ns
toEC	OE low to CLK disable delay				20	ns
t _{NRCAS}	OE low (reset) to nCASC delay				25	ns
t _{NRR}	OE low time (reset) minimum		100			ns

Table 20. FLEX 10K & FLEX 6000 Device Configuration Parameters Using EPC1 & EPC1441 Devices at 3.3-V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{CE}	OE high to first clock delay				300	ns
t _{OEZX}	OE high to data output enabled				80	ns
t _{CO}	DCLK to data out delay				30	ns
t _{MCH}	DCLK high time for the first device in the configuration chain		50	125	250	ns
t _{MCL}	DCLK low time for the first device in the configuration chain		50	125	250	ns
f _{CK}	Clock frequency		10	4	2	MHz
t _{SCH}	DCLK high time for subsequent devices		50			ns
t _{SCL}	DCLK low time for subsequent devices		50			ns
t _{CASC}	CLK rising edge to nCASC				25	ns
t _{CCA}	nCS to nCASC cascade delay				15	ns
f _{CDOE}	CLK to data enable/disable				30	ns
t _{OEC}	OE low to CLK disable delay				30	ns
t _{NRCAS}	OE low (reset) to nCASC delay				30	ns
t _{NRR}	OE low time (reset) minimum		100			ns

Table 21. FLEX 8000 Device Configuration Parameters Using EPC1, EPC1441, EPC1213, EPC1064 & EPC1064V Devices

Symbol	Parameter	Conditions	EPC1064V			1064 1213	-		Unit
			Min	Max	Min	Max	Min	Max	
t _{OEZX}	OE high to DATA output enabled			75		50		50	ns
t _{CSZX}	nCS low to DATA output enabled			75		50		50	ns
t _{CSXZ}	nCS high to DATA output disabled			75		50		50	ns
t _{CSS}	nCS low setup time to first DCLK rising edge		150		100		50		ns
t _{CSH}	nCS low hold time after DCLK rising edge		0		0		0		ns
t _{DSU}	Data setup time before rising edge on DCLK		75		50		50		ns
t _{DH}	Data hold time after rising edge on DCLK		0		0		0		ns
t _{CO}	DCLK to DATA out delay			100		75		75	ns
t _{CK}	Clock period		240		160		100		ns
f _{CK}	Clock frequency			4		6		8	MHz
t _{CL}	DCLK low time		120		80		50		ns
t _{CH}	DCLK high time		120		80		50		ns
t _{XZ}	OE low or nCS high to DATA output disabled			75		50		50	ns
t _{OEW}	OE pulse width to guarantee counter reset		150		100		100		ns
t _{CASC}	Last DCLK + 1 to nCASC low delay			90		60		50	ns
t _{CKXZ}	Last DCLK + 1 to DATA tri-state delay			75		50		50	ns
t _{CEOUT}	nCS high to nCASC high delay			150		100		100	ns

Copyright © 1995, 1996, 1997, 1998, 1999 Altera Corporation, 101 Innovation Drive, San Jose, CA 95134, USA, all rights reserved.

By accessing this information, you agree to be bound by the terms of Altera's Legal Notice.