


QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

74 Series Noise Cancellation GHz Logic

FEATURES:	DESCRIPTION:
 Patented technology Operating frequency up to 1.125GHz with 2pf load Operating frequency up to 550MHz with 5pf load Operating frequency up to 300MHz with 15pf load VCC Operates from 1.65V to 3.6V Propagation delay < 1.5ns max with 15pf load Low input capacitance: 4pf typical Available in 14pin 150mil wide SOIC package 	Potato Semiconductor's PO74G125A is designed for world top performance using submicron CMOS technology to achieve 1.125GHz TTL /CMOS output frequency with less than 1.5ns propagation delay. This quadruple bus buffer gate is designed for 1.65-V to 3.6-V VCC operation. The PO74G125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.


Pin Configuration



Pin Description

INPL	INPUTS	
OE	Α	Y
L	Н	Н
L	L	L
Н	Х	Z

Logic Block Diagram





QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

74 Series Noise Cancellation GHz Logic

Maximum Ratings

Description	Max	Unit
Storage Temperature	-65 to 150	°C
Operation Temperature	-40 to 125	°C
Operation Voltage	-0.5 to +4.6	V
Input Voltage	-0.5 to +5.5	V
Output Voltage	-0.5 to Vcc+0.5	V

Note:

stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability specification is not implied.

DC Electrical Characteristics

Symbol	Description	Test Conditions	Min Typ		Max	Unit
Vон	Output High voltage	Vcc=3V Vin=VIH or VIL, IOH= -12mA	2.4	3	-	V
Vol	Output Low voltage	Vcc=3V Vin=VIH or VIL, IOH=12mA	-	- 0.3		V
VIH	Input High voltage	Guaranteed Logic HIGH Level (Input Pin)	2	-	5.5	V
VIL	Input Low voltage	Guaranteed Logic LOW Level (Input Pin)	-0.5	-	0.8	V
Іш	Input High current	Vcc = 3.6V and $Vin = 5.5V$	-	-	1	uA
Іп	Input Low current	Vcc = 3.6V and $Vin = 0V$	-	-	-1	uA
Vik	Clamp diode voltage	Vcc = Min. And IIN = -18mA	-	-0.7	-1.2	V

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, $25 \degree C$ ambient.

3. This parameter is guaranteed but not tested.

4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

5. VoH = Vcc - 0.6V at rated current



QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

74 Series Noise Cancellation GHz Logic

Power Supply Characteristics

Symbol	Description Test Conditions (1)		Min	Тур	Max	Unit
Iccq	Quiescent Power Supply Current	Vcc=Max, Vin=Vcc or GND	-	0.1	30	uA
ΔIcc	Power Supply Current per Input High	Vcc=Max, Vin=Vcc-0.6V	-	50	300	uA

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, 25°C ambient.

3. This parameter is guaranteed but not tested.

4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

5. VoH = Vcc - 0.6V at rated current

Capacitance

Parameters (1)	Description	Test Conditions	Тур	Unit
Cin	Input Capacitance	Vin = 0V	4	pF
Cout	Output Capacitance	Vout = 0V	6	pF

Notes:

1 This parameter is determined by device characterization but not production tested.

Switching Characteristics

Symbol	Description	Test Conditions (1)	Max	Unit
t PLH	Propagation Delay A to Y	CL = 15 pF	1.5	ns
t phl	Propagation Delay A to Y	CL = 15 pF	1.5	ns
t PZH or t PZL	Output Enable Time	CL = 15 pF	2.5	ns
t PHZ or t PLZ	Output Disable Time	CL = 15 pF	2.5	ns
tr/tf	Rise/Fall Time	0.8V - 2.0V	0.8	ns
fmax	Input Frequency	CL=15pF	300	MHz
fmax	Input Frequency	CL = 5pF	550	MHz
fmax	Input Frequency	CL = 2pF	1125	MHz

Notes:

1. See test circuits and waveforms.


2. tpLH, tpHL, tsk(p), and tsk(o) are production tested. All other parameters guaranteed but not production tested.

3. Airflow of 1m/s is recommended for frequencies above 133MHz




QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

74 Series Noise Cancellation GHz Logic



Test Circuit








QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

74 Series Noise Cancellation GHz Logic

Packaging Mechanical Drawing: 14 pin 150mil SOIC



IC Ordering Information

Ordering Code	Package		Top-Marking	TA
PO74G125ASU for Tube	14pin 150mil SOIC	Pb-free & Green	POTATO74G125AS	-40°C to 125°C
PO74G125ASR for Tape & Reel	14pin 150mil SOIC	Pb-free & Green	POTATO74G125AS	-40°C to 125°C

IC Package Information

PACKAGE CODE	PACKAGE TYPE	TAPE WIDTH (mm)	TAPE PITCH (mm)	PIN 1 LOCATION	TAPE TRAILER LENGTH	QTY PER REEL	TAPE LEADER LENGTH	QTY PER TUBE
S	SOIC 14	16	8	Top Left Corner	39 (12")	3000	64 (20")	55